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ABSTRACT
Embedded systems have become ubiquitous and as a result optimization of the design
and performance of programs that run on these systems have continued to remain as signif-
icant challenges to the computer systems research community. This dissertation addresses
several key problems in the optimization of programs for embedded systems which include
digital signal processors as the core processor.
Chapter 2 develops an efficient and effective algorithm to construct a worm partition
graph by finding a longest worm at the moment and maintaining the legality of scheduling.
Proper assignment of offsets to variables in embedded DSPs plays a key role in determining
the execution time and amount of program memory needed. Chapter 3 proposes a new
approach of introducing a weight adjustment function and showed that its experimental
results are slightly better and at least as well as the results of the previous works. Our
solutions address several problems such as handling fragmented paths resulting from graph-
based solutions, dealing with modify registers, and the effective utilization of multiple
address registers. In addition to offset assignment, address register allocation is important
for embedded DSPs. Chapter 4 develops a lower bound and an algorithm that can eliminate
the explicit use of address register instructions in loops with array references.
x
Scheduling of computations and the associated memory requirement are closely inter-
related for loop computations. In Chapter 5, we develop a general framework for study-
ing the trade-off between scheduling and storage requirements in nested loops that access
multi-dimensional arrays.
Tiling has long been used to improve the memory performance of loops. Only a suf-
ficient condition for the legality of tiling was known previously. While it was conjectured
that the sufficient condition would also become necessary for “large enough” tiles, there
had been no precise characterization of what is “large enough.” Chapter 6 develops a new
framework for characterizing tiling by viewing tiles as points on a lattice. This also leads
to the development of conditions under the legality condition for tiling is both necessary
and sufficient.
xi
CHAPTER 1
INTRODUCTION
Computer systems can be classified into two categories: general purpose systems and
special purpose systems [62]. General purpose systems can be used for wide range of ap-
plications. The applications of general purpose systems are not specifically fixed [36]. Intel
*86 architectures in personal computers are a typical example of general purpose systems.
These kinds of systems are expected to do various jobs with reasonable performance, which
means that if the application can be finished in certain amount of time, it will be considered
acceptable.
As technology advances, sometimes faster than our anticipation, millions of circuits
can be integrated on a single chip; this enables general purpose systems to play a great role
in computing environment like workstations and personal computers. However, in some
application domains, general purpose systems can not be used not only because of their
performance but also due to their costs.
In some areas such as telecommunications, multimedia and consumer electronics, gen-
eral purpose systems are hardly considered a competitive solution. Special purpose systems
have specific application domains whose requirements of real-time performance and com-
pact size should be achieved at any cost and even at the expense of removing some features
of the systems [29]. For example, when special purpose systems to process voice signal in a
cellular phone can not meet real-time performance, its output will be inaudible. Sometimes
1
failure of real-time performance might be even dangerous. If special purpose systems in
an ABS break system of a car fail to function in real time, the result will be disastrous, but
it does not mean that the situation is hopeless. The applications that will be executed on
the special purpose systems are already known during the design phase of the systems, and
this information is available for system designers. System designers should take advantage
of this information to make the system optimized for their specific application. Digital sig-
nal processors (DSP), microcontroller units (MCU), and application-specific instruction-set
processors (ASIP) are typical examples of special purpose systems.
The success of products in the market will be determined by several key factors. In
case of special purpose systems, real-time performance, small size and low power con-
sumption are the most important factors. Even if the technology advances fast, achieving
high performance and low cost at the same time has been a challenging work for the system
designers.
1.1 Structure of Embedded Systems
An embedded system has become a typical design methodology of a special purpose
system, consisting of three main components: an embedded processor, on-chip memory,
and synthesized circuit as shown in Figure 1.1. Hardware and software of an embedded
system are specially designed and optimized to efficiently solve a specific problem [71].
Implementing an entire system on a single chip, so-called system-on-a-chip architecture, is
profitable from the manufacturing view point [32].
Embedded systems have a strict constraint on their size because their cost heavily de-
pends on the size [36]. Memory is the most dominant component in the size of embedded
systems [10]. In order to reduce the cost, it is very crucial to minimize memory size through
2
HW   /   SW
Executed
Interface
Data RAM
Program ROM
Embedded
Processor
Problem
Synthesized
Code Generation
Synthesized circuit
Figure 1.1: Structure of embedded systems
3
optimizing its usage. Memory in embedded systems consists of two parts: program-ROM
and data-RAM.
Before embedded systems emerged as a design alternative of special purpose systems,
there were two extreme design approaches. Figure 1.2 and 1.3 show those two approaches.
Interface
Problem
Data RAM
HW
Synthesized
Customized circuit
Figure 1.2: Extreme case - Only customized circuit
As it is shown in Figure 1.2, a customized circuit is synthesized for an application. The
application is executed on the synthesized hardware directly. So, its real-time performance
(high speed) is guaranteed, but the problem of this design is that when the application is
changed for any reason, the entire system should be redesigned from the scratch because
no reusable blocks exist. So, the design cost will be high. When time-to-market is crucial,
this approach is a barely satisfiable solution.
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Executed
Interface
Data RAM
Program ROM
Problem
Code Generation
 SW
General Purpose
Processor
DSP or
Figure 1.3: Extreme case : Only a DSP or general purpose processor
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Figure 1.3 does not have a customized hardware part. In Figure 1.3, the code is gen-
erated for an application, and is burned down on the program-ROM. A DSP or a general
purpose processor will execute the code. The advantage of this design is that when the
application is changed, the code will be rewritten, and only the program-ROM needs to
be replaced. All other components stay untouched. This approach is very adaptable to
changes of the applications, but it’s very difficult to achieve real-time performance and low
price only with software even though these days DPSs and general purpose processors are
powerful enough to tackle some specific applications like multimedia and signal process-
ing [49]. Even though a large number of optimization techniques exist for general purpose
architectures [9, 11, 26], the optimization technology of a compiler for DSPs has yet to be
matured to satisfy not only real-time performance and strict requirement on the code size as
well. Traditionally, a compiler for general purpose processors puts more priority on short
compilation time. So, it misses aggressive optimization technology. A general purpose pro-
cessor is designed to do various things with reasonable performance [36]. It may contain
redundant circuits for a specific application domain, which means that the architecture of
a general purpose processor is not specifically optimized for a specific application. There-
fore, it’s very difficult to achieve satisfiable performance with low cost by using general
purpose processors. Even though a DSP , which is specialized for a specific application
domain, is used in this case, it is tough to satisfy the real-time performance because the
whole application will be implemented by software, and compiler optimization technology
for DSPs is not matured enough.
On the contrary, in embedded systems, the application will be analyzed and then par-
titioned into two parts as shown in Figure 1.1 [33, 41, 75, 14, 35, 34]. One part, whose
6
implementation of hardware is crucial to achieve real-time performance, is to be synthe-
sized into a customized circuit, and the other, which can be implemented by software, is
to be written in high-level languages like C/C++ [42]. The critical tasks of the applica-
tion will be directly executed on th synthesized circuit, and the others will be taken care
of by an embedded processor. Any special purpose processor can be used as an embedded
processor. Even general purpose processor can be used if it’s cost-effective or imperative
under certain circumstances.
1.2 Advantages of Embedded Systems
The advantages of embedded systems are as follows.
time-to-market There are many special purpose processors available for an embedded
processor. Only time critical parts of an application are synthesized into a customized
circuit, which reduces complexity of designing embedded systems. Using high-level
languages increases the productivity of software implementation part [22].
flexibility As technology evolves, new standards emerge. For example, video coding stan-
dards evolved from JPEG [77]to MPEG1, MPEG2, and to MPEG4 [27]. This change
of an application will be absorbed by rewriting software rather than re-designing an
entire embedded system [76, 63]. So, embedded systems are well adaptable to appli-
cation evolution. This flexibility has an effect on short time-to-market cycle and low
cost [22].
real-time performance Implementation of time critical tasks in synthesized circuit helps
achieve fast speed. If this goal can not be achieved, the application should be re-
analyzed and re-partitioned. The optimization technology to generate code of high
quality (speed) is very import to achieve this goal.
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low cost Many relatively cheap special purpose processors, compared with general pur-
pose processors, are available. Reduced design complexity by using off-the-shelve
special purpose processors and synthesizing only time critical part into hardware
contributes low cost of embedded systems. Generating compact code is critical to
reduce cost through optimizing on-chip memory usage.
An embedded system is a superior design approach to the other two to achieve these goals,
but these advantages are not automatically guaranteed just by taking an embedded system
design style. In order to achieve these goals, good development tools like logic synthesis
tools for hardware synthesis, a compiler for software synthesis, and a hardware-software
co-simulator for hardware-software co-implementation are required [63].
1.3 Compiler Optimization for Embedded Systems
Special purpose processors that can be used as an embedded processor have different
features than general purpose processors [49, 50, 48]. For example, DSPs have certain
functional blocks that are specialized for typical signal-processing algorithms. A multiply-
accumulation (MAC) is a typical example. DSPs can be characterized by irregular data
paths and heterogeneous register files [49, 50, 47]. To reduce cost and save area, DSPs
have limited data paths. With this irregular data path topology, it is not uncommon for a
specific register to be dedicated to a certain function block, which means that input and
output of a function unit were fixed at the time when the DSPs were designed.
Figure 1.4 shows TMS320C25 [84], one of Texas Instrument DSP series. There are
three registers whose usages are specifically fixed. For example, a multiplier requires one
of its operands to be from a t register, and its result to be stored in a p register. ALU’s
output should be stored in an accumulator. Therefore, each register should be handled
differently(heterogeneousity). The data path is limited. For example, when the current
8
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MUX
ALU
t
a
MUL
Figure 1.4: TI TMS320C25
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output of ALU is needed to be input to a multiplier, the content of the accumulator can
not be transfered to a multiplier directly. It should go through memory or a t register after
going through memory (irregularity).
These structural features impose extreme difficulties on a compiler design of special
purpose processors [4]. For example, heterogeneous registers cause close coupling of in-
struction selection and register allocation. So, when a compiler generates code, it should
take care of instruction selection and register allocation at the same time [78], and also,
irregular data paths affect scheduling. Therefore, an optimization technology of a compiler
for special purpose processors has to take these features into account. That is the reason
why optimization technology [3, 44, 60, 59, 46, 20, 61, 28] employed in a compiler of gen-
eral purpose processors can not produce satisfiable results for special purpose processors.
This thesis focuses on optimization technology of a compiler for an embedded DSP
processor. The generated code for an embedded DSP processor should be optimized for
the real-time performance and the size at the same time.
1.4 Brief Outline
This thesis addresses several problems in the optimization of programs for embedded
systems. The focus is on the generation of effective code for embedded digital signal
processors and on improving memory performance of embedded systems in general.
Chapters 2, 3 and 4 address issues in generating high quality code for embedded DSPs
such as the TI TMS320C25. Chapter 2 develops an algorithm to partion directed acyclic
graphs into a collection of worms that can be scheduled efficiently. Our solution aims to
construct the least number of worms in a worm-partition while ensuring that the worm-
partition is legal. Good assignment of offsets to variables in embedded DSPs plays a key
role in determining the execution time and amount of program memory needed. Chapter 3
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develops new solutions for this problem that are shown to be very effective. In addition to
offset assignment, address register allocation is important for embedded DSPs. In Chap-
ter 4, we have developed an algorithm that attempts to minimize the number of address
registers needed in the execution of loops that access arrays.
Scheduling of computations and the associated memory requirement are closely inter-
related for loop computations. In Chapter 5, we develop a framework for studying the trade-
off between scheduling and storage requirements. Tiling has long been used to improve the
memory performance of loops accessing arrays [15, 23, 80, 81, 40, 64, 65, 67, 68, 43]. A
sufficient condition for the legality of tiling has been known for a while, based only on
the shape of tiles. While it was conjectured by Ramanujam and Sadayappan [64, 65, 67]
that the sufficient condition would also become necessary for “large enough” tiles, there
had been no precise characterization of what is “large enough.” Chapter 6 develops a new
framework for characterizing tiling by viewing tiles as points on a lattice. This also leads
to the development of conditions under the legality condition for tiling is both necessary
and sufficient.
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CHAPTER 2
SCHEDULING DAGS USING WORM PARTITIONS
Code generation consists in general of three phases, namely, instruction selection,
scheduling and register allocation [2]. In particular, these three phases are more closely
interwoven in an embedded processor system compared to a general purpose architecture
because an embedded system faces more severe size, cost, performance and energy con-
straints that require the interactions between these three phases be studied more carefully
[4].
In general, instructions of an embedded processor designate their input sources and
output destinations, and instruction selection and register allocation should be done at the
same time [51]. Constructing a schedule takes place after instruction selection and register
allocation are done. The ordering of instructions will cause some data transfer between
allocated registers and memory unit(s), and between registers and registers. As mentioned
above, registers and memory have critical capacity limits in an embedded processor, which
must be met. So, scheduling is very important not only because it affects the execution time
of the resulting code but also because it determines the associated memory space needed to
store the program.
The number of data transfers should be minimized for real-time processing and also
memory capacity must be satisfied in an implementation. This chapter focuses on an ef-
ficient scheduling of control-flow directed acyclic graph (DAG) by using worm partition.
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Fixed point digital signal processors such as the TI TMS320C5 are commonly used as the
processor cores in many embedded system designs. Many fixed-point embedded DSP pro-
cessors are accumulator-based; a study of scheduling for such machines provides a greater
understanding of the difficulties in generating efficient code for such machines. We believe
that the design of an efficient method to schedule the control-flow DAG is the first step
in the overall task of orchestrating interactions between scheduling and memory and reg-
isters. The interactions between scheduling and registers and memory is not addressed in
this chapter and is left for future work.
Aho et al. [1] showed that even for one-register machines, code generation for DAGs is
NP-complete. Aho et al. [1] shows that the absence of cycles among the worms in a worm-
partition of a DAG G is a sufficient condition for a legal worm-partition. Liao [51, 54] uses
clauses with adjacency variables to describe the set of all legal worm-partitions and applies
binate covering formulation to find optimal scheduling. He derives a set of conditions to
check if a worm-partition of a DAG G is legal based on cycles in the underlying undirected
graph of a directed acyclic graph G; the number of cycles in an undirected is in general
exponential in the size (i.e., the number of vertices plus the number of edges) of the graph.
Also, their approach to detecting a legal worm partition assumes that there are two distinct
reasons that may cause a worm to be illegal, namely, (i) reconvergent paths, or (ii) inter-
leaved sharing. Our framework shows that there is no reason to view consider these two
as distinct cases. In addition, Liao [51, 54] does not provide a constructive algorithm for
worm partitioning of a DAG.
The remainder of this chapter is organized as follows. In Section 2.1, we define the
necessary some notation and prove the properties of graph-based structures that we define,
along with a discussion of some simple examples. In addition, the necessary theoretical
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framework is developed. In Section 2.2, we present and discuss our algorithm including
an analysis and correctness proof based on the framework that is developed in Section 2.1.
We demonstrate our algorithm by an example in Section 2.3. In Section 2.4, we present
experimental results. Finally, Section 2.5 provides a summary.
2.1 Anatomy of a Worm
We begin by providing a set of definitions in connection with partitioning a DAG.
Where necessary, we use standard definitions from graph theory [19]. Each vertex in the
DAG under consideration corresponds to some computation. An edge represents a depen-
dence or precedence relation between computations.
Definition 2.1 A worm w = (v1, v2, · · · , vk) in a directed acyclic graph G(V,E) is a di-
rected path of G such that the vertices, vi ∈ w, 1 ≤ i ≤ k, 1 ≤ k ≤ |V | are scheduled to
execute consecutively.
Definition 2.2 A worm-partition W = {w1, · · · , wm} of a directed acyclic graph G(V,E)
is a partitioning of the vertices V of the graph into disjoint sets {wi} such that each wi is a
worm.
Figure 2.1 shows a simple example of worms. Figure 2.1-(a) is a DAG G(V,E), and
Figure 2.1-(b) and (c) are legal worm partitions. However, Figure 2.1-(d) shows a worm
partition that is not legal, since there is no way to schedule the worms—without violating
dependence constraints—such that the vertices in each worm execute consecutively. We
refer to the graph whose vertices are worms and whose edges indicate dependence con-
straints from one worm to another (induced by collections of directed edges from a vertex
in one worm to another) as a worm partition graph. This condition shows up as a cycle
between the vertices that constitute the two worms in the worm partition graph.
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Figure 2.1: A simple example of worm partitioning.
We can assume that the DAG G(V,E) is weakly connected (i.e., the underlying undi-
rected graph of G is connected) because if a DAG G(V,E) is not connected then we can
schedule each disconnected component separately. For any two vertices a and b, if there are
two or more distinct paths from a to b, then these paths are said to be reconvergent; an edge
(a, b) is said to be a reconvergent edge if there is another path (this could also be another
edge in the case of a multigraph) from a to b. A reconvergent edge in a worm partition
graph (one that connects a vertex to itself) can cause a self-loop in a worm partition graph
[51], but a self-loop does not violate the legality of a worm partition graph. Actually a self-
loop in the worm partition graph (from one vertex element in a worm to a different vertex
element in the same worm) is the result of a redundant dependency relation in the subject
DAG. So, we can eliminate a reconvergent edge from subject DAG G without affecting the
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validity of scheduling. While doing anatomy of a worm, we assume that our subject DAG
G is stripped off reconvergent edges. A vertex with indegree 0 is called a leaf. Every vertex
except the leaves in V is reachable from at least one of the leaves in V . Let Vleaves be the
set of leaves in V .
Definition 2.3 Let G′(V ′, E ′) be an augmented graph of subject DAG graph G = (V,E)
such that V ′ = V ∪ {S} and E ′ = E ∪ {(S, vl)|vl ∈ Vleaves}, where S is an additional
source vertex. Each (S, vl) is called an s-edge.
Definition 2.4 Let Ψ(G, {v}), v ∈ V be a set of vertices vt such that if there exist recon-
vergent paths from v to vt, v 6= vt, vt ∈ V , then vt is in Ψ(G, {v}).
Definition 2.5 Consider vertices u and v in a DAG G(V,E). Vertex u is said to be the
immediate predecessor of v if the edge (u, v) ∈ E(G).
Definition 2.6 Consider vertex u in a DAG G(V,E). Vertex u is said to be a predecessor
of v if either u = v or there is a directed path from u to v in G.
When a vertex u has at least two different incoming edges, we have two possibilities
with respect to paths to that vertex u: (a) there are two or more distinct paths (which differ
at least in one vertex) from some vertex to u; or (b) there is no vertex in the graph from
which there are two or more distinct paths to u. It is useful to distinguish between these
two types of vertices with in-degree two or more; we introduce the notion of a reconvergent
vertex for the former and a shared vertex for the latter. Note that if every vertex in a DAG is
reachable from some vertex, there can not be any shared vertices in that DAG. This allows
one to view every shared vertex of a DAG G as a reconvergent vertex in the corresponding
augmented graph G′ .
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Definition 2.7 Let v be a vertex that has indegree k ≥ 2. Let v1, v2, · · · , vk be the imme-
diate predecessors of v. Let Pv1 , Pv2 , · · · , Pvk be the set of predecessors of vi(1 ≤ i ≤ k).
Let
P(v) =
⋃
∀i, j, i 6= j
1 ≤ i, j ≤ k, k ≥ 2
(Pvi ∩ Pvj). (2.1)
If P(v) = φ, then v is called a shared vertex. Otherwise, v is called a reconvergent vertex.
v4
v3v2
v5
v1
Figure 2.2: An example for Definition 2.7.
In Figure 2.2 vertices v1 and v2 have indegree 2. The vertex v2 has two immediate
predecessors, v4 and v5. The vertex v1 has vertices v2 and v3 as its immediate predecessors.
By Definition 2.7, Pv4 = {v4}, Pv5 = {v5}, Pv2 = {v2, v4, v5} and Pv3 = {v3, v4}. Then,
P(v2) = Pv4 ∩ Pv5 = {v4} ∩ {v5} = φ. The vertex v2 is a shared vertex. P(v1) =
Pv2 ∩Pv3 = {v2, v4, v5}∩{v3, v4} = {v4}. The vertex v1 is a reconvergent vertex. Vertices
v3, v4, and v5 are neither a shared vertex nor a reconvergent vertex.
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Properties of Ψ
1. Ψ(G, {va, vb}) = Ψ(G, {va}) ∪Ψ(G, {vb}), va 6= vb, va and vb ∈ V
2. Ψ(G, V ) =
⋃
v∈V Ψ(G, {v})
3. Ψ(G′, {S}) ⊇ Ψ(G, V )
4. Ψ(G, Vlarge) ⊇ Ψ(G, Vsmall), Vlarge, Vsmall ⊆ V andVlarge ⊇ Vsmall
Proof of properties of Ψ
Proof of Property 1: If vt ∈ Ψ(G, {va, vb}), then vt is to be a tail of a reconvergent
path that starts from va or from vb. So, vt is to be in Ψ(G, {va}) or Ψ(G, {vb}). vt ∈
Ψ(G, {va}) ∪ Ψ(G, {vb}).Then, Ψ(G, {va, vb}) ⊂ Ψ(G, {va}) ∪ Ψ(G, {vb}). If vt ∈
Ψ(G, {va}) ∪ Ψ(G, {vb}), then vt is a tail of a reconvergent path that starts from va or vb.
From the definition of Ψ, Ψ(G, {va, vb}) is a set of tails of all reconvergent paths that starts
from va or vb. So, vt ∈ Ψ(G, {va, vb}). Then, Ψ(G, {va})∪Ψ(G, {vb}) ⊂ Ψ(G, {va, vb}).
Proof of Property 2: It is clear from Property 1.
Proof of Property 3: It is clear from the construction of G′ from G that all the vertices in
V are reachable from S. Without loss of generality, let va and vb be the head and tail of
arbitrary reconvergent paths in G from va to vb, va 6= vb, va, vb ∈ V . Then, vb is to be in
Ψ(G, V ) by Property 2. Since every vertex in V is reachable from S, there is a path from S
to va in G′. There are at least two paths from va to vb which are reconvergent paths from va
to vb in G. There exist at least two paths from S to vb in G′. So, vb is to be in Ψ(G′, {S}).
Therefore, Ψ(G′, {S}) is a superset of Ψ(G, V ).
Proof of Property 4: It is clear from property 2.
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Theorem 2.1 If there is a cycle C in a worm partition graph W of a subject DAG G, then
there exists at least one worm in the cycle C in which there is at least one vertex with two
differently oriented incoming edges.
Proof: Without loss of generality, let this cycle C in W consist of k worms, w0, · · · , wk−1
1 < k ≤ |V |. Let the orientation of this cycle C be lexically forward, i.e., each edge goes
from one worm to the next consecutive worm. Let ei, 0 ≤ i < k be a lexically forward edge
from a wormwi to a wormw(i+1) mod k in the cycleC. Let src(ei) and dest(ei) be the source
and destination vertices respectively of an edge ei. Let Pwi be the constituent directed path
in the worm wi, 0 ≤ i < k. Then, Pwi includes a path, pwi between dest(e(i+k−1) mod k),
and src(ei), 0 ≤ i < k as its part. The cycle C = e0, pw1 , e1, pw2 , · · · , pwk−1 , ek−1, pw0 . All
edges, ei, 0 ≤ i < k have same direction because C is a directed cycle in W . Assume that
all vertices in pwi , 0 ≤ i < k have only lexically forward edges. Then, the subject DAG G
should have a directed cycle C. This contradicts the assumption that the graph G is a DAG.
Definition 2.8 Let a vertex that has differently oriented incoming edges in C be referred
to as a bug vertex.
Lemma 2.1 A bug vertex in G is either a shared vertex or a reconvergent vertex. There is
no bug vertex that is both a shared vertex and a reconvergent vertex at the same time.
Proof: It is clear from Definition 2.7.
Lemma 2.2 If v is a reconvergent vertex in G, then v belongs to Ψ(G′, {S}).
(Proof) By a definition,P(v) 6= φ. Then, Ψ(G,P(v)) includes v as its element and P(v) ⊆
V . From Properties 3 and 4 of Ψ, it follows that Ψ(G′, {S}) ⊇ Ψ(G, V ) ⊇ Ψ(G,P(v)).
Interleaved sharing may cause a cycle in W .
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Lemma 2.3 If there are shared vertices in G, then all those vertices belong to Ψ(G′, {S}).
(Proof) Any vertex v in V (G) is reachable from at least one of vertices in Vleaves because
G is a weakly connected DAG. Without loss of generality, let vshared be an arbitrary shared
vertex in G. Then, vshared has at least two different immediate predecessors, v′shared and
v′′shared. These two predecessors of vshared are reachable from some vertices v′l and v′′l in
Vleaves. Based on manner in which G′ is constructed from G, it is clear that there are at
least two paths from S to vshared, one of which consists of an edge (S, v′l), a path from v′l
to v′shared, and an edge (v′shared, vshared) ,and the other an edge (S, v′′l ), a path from v′′l to
v′′shared, and an edge (v′′shared, vshared). So, vshared ∈ Ψ(G′, {S}).
From Lemma 2.3, an augmented graph G′ does not have any shared vertex because
P(v) of a shared vertex v ∈ V in G has at least one element S in G′.
Theorem 2.2 If a worm w that starts from S does not include any vertices in Ψ(G′, {S}),
then w does not cause a cycle in a worm partition W ′ of G′.
(Proof) From Lemma 2.2 and Lemma 2.3, it is clear that any augmented graph G′ does
not have shared vertices. From Theorem 2.1 and Lemma 2.1, the only way there can be a
cycle W ′ is due to a reconvergent vertex, which means that it is sufficient to take care of
reconvergent vertices. Assume that a worm w belongs to a cycle in W ′. In order for a worm
w to belong in a cycle in W ′, there should be at least one path Pcycle that goes out from w
to other worm and then returns to w, which means there exist some vertex vs and vt in w
such that vs is an initial vertex and vt is a terminal vertex of Pcycle. Any terminal vertex vt
is reachable from its predecessors in w. An initial vertex vs is one of predecessors of vt in
w. So, we have two paths such that one of them is from S to vt through vs in w, and the
other is from S to vs and to vt through the path Pcycle. Then, vt should be in Ψ(G′, {S}).
This contradicts our assumption.
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Corollary 2.1 If a worm w satisfies a constraint Ψ(G′, {S}), then it is also a legal worm
in a worm partition graph W of G.
(Proof) The only reason to introduce S is to convert potential shared vertices in G to recon-
vergent vertices in G′. S does not have real time step in a final scheduling. After finding a
legal worm w satisfying Ψ(G′, {S}), we can eliminate S from w safely without violating a
legality of w. Lemma 2.3 and Property 3 of Ψ prove that this worm w is also a legal worm
of a worm partition graph W of G.
Figure 2.3 shows a worm partition graph W that includes a directed worm cycle C
caused by interleaved sharing [51]. In this figure, a worm w0 = 〈a, b〉, w1 = 〈c, d〉, w2 =
〈e, f〉. A constituent directed path Pw0 is 〈a, b〉, Pw1 is 〈c, d〉, and Pw2 is 〈e, f〉. The
lexically forward edges in the directed worm cycle C are e0 = 〈a, d〉, e1 = 〈c, f〉 and
e2 = 〈e, b〉; in addition, pw0 = (b, a) is a path between dest(e2) and src(e0), pw1 = (d, c)
is a path between dest(e0) and src(e1), and pw2 = (f, e) is a path between dest(e1) and
src(e2). Then, there is a cycle C = e0pw1e1pw2e2pw0 = 〈a, d〉(d, c)〈c, f〉(f, e)〈e, b〉(b, a).
From Theorem 2.1, there exists a bug vertex in pw0 , pw1 or pw2 . In this case, {b, d, f} is
the set of bug vertices. The set of immediate predecessors of the bug vertex b is {a, e}. By
Definition 2.7, Pa = {a} and Pe = {e}. Then, P(b) =
⋃
(Pa ∩ Pe) = φ. So, the vertex b
in a worm w0 is a shared vertex. In the same way, d and f are shared vertices.
Figure 2.4 shows a worm partition graph W that includes a directed worm cycle C
caused by a reconvergent vertex. In this example, W consists of 4 worms. A worm w0
consists of a constituent directed path Pw0 from a vertex a to a vertex d. On the cycle C,
Pw0 = pw1 . In a worm w1, Pw1 is from a vertex e to a vertex h, and pw1 is from a vertex f
to a vertex h. So, Pw1 ⊃ pw1 . In a worm w2, Pw2 is from a vertex i to a vertex m, and pw2 is
from a vertex l to a vertex j. So, Pw2 + pw2 . In a wormw3, Pw3 is from a vertex n to a vertex
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Figure 2.3: Cycle caused by interleaved sharing.
q, and pw3 is from dest(e2) to a vertex p. So, Pw3 ⊃ pw3 . Then, the directed worm cycle
C = e0pw1e1pw2e2pw3e3pw0 . From Theorem 2.1, there exists a bug vertex in pw0 , pw1 , pw2 ,
or pw3 . According to Definition 2.8, differently oriented incoming edges meet in a bug
vertex. It is clear that if pwi does not include a bug vertex, then Pwi ⊇ pwi . The reason is
that if there is no bug vertex in pwi , then all the edges in pwi are lexically forward and pwi
can not beyond a containing worm. So, Pwi ⊇ pwi . If a worm wi contains a bug vertex, then
Pwi + pw1 . According to the definition of pwi , pwi is a path between dest(e(i+k−1) mod k)
and src(ei). We assumed that the direction of the cycle C is lexically forward. So, all ei’s
are lexically forward. If dest(e(i+k−1) mod k) is an ancestor of src(ei) in a wormwi, then pwi
is a path from dest(e(i+k−1) mod k) to src(ei). A pwi becomes a lexically forward directed
path. Then, pwi can not have a bug vertex. So, dest(e(i+k−1) mod k) can not be an ancestor
of src(ei) in a worm wi. Therefore, Pwi + pwi due to its different direction. In Figure 2.4,
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Pw2 + pw2 . So, pw2 has a bug vertex that is a vertex l. A set of immediate predecessors of a
bug vertex l is {h, k}. By Definition 2.7, Ph is a set of all vertices of w0 and w1 and vertices
between a vertex n and a vertex p in w3 and vertices i and j in w2. Pk is a set of all vertices
between a vertex i and a vertex k in a worm w2 and between a vertex n and dest(e2) in a
worm w3. P(k) =
⋃
(Ph ∩ Pk) = {i, j} ∪ {v|v ∈ path from n to dest(e2)} 6= φ. So, the
bug vertex l is a reconvergent vertex.
a
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q
Pw3 ⊃ pw3Pw1 ⊃ pw1
e2
e3
Pw0 = pw0
w3
e1
e0
w2w1w0
Pw2 + pw2
Figure 2.4: Cycle caused by reconvergent paths.
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2.2 Worm Partitioning Algorithm
We use the depth-first search (DFS) [19] to find Ψ. Let us find Ψ(G, Vleaves). Choose a
vertex vl from Vleaves. DFS uses a stack to implement its searching such that all the vertices
in a stack belong to DFS tree and every vertex in a stack is reachable in DFS tree from
the bottom element (a root of DFS tree) in the stack. While applying DFS, if a non-tree
edge (vi, vj) such as a forward edge1 or a cross edge is visited (a back edge is impossible
because G is DAG), then we know that vj was already visited and belonged to the DFS
tree. So, it is reachable from the bottom vertex in the stack (in a DFS tree), and we have
another path from the bottom vertex to vj through vi. There exist reconvergent paths from
the bottom to vj . So, vj should be in Ψ of the bottom vertex. Therefore, we can find Ψ by
a DFS algorithm.
It is reasonably justifiable to expect that this approach may give us a better opportunity
to find a longer worm by traversing a larger subtree first while constructing a DFS tree.
However, it is also possible that we have an increased possibility of bug vertices in a larger
subtrees. In some cases it may be useful to have information on the size of subtrees. We
can get that information by traversing subtrees in postorder. To do this, first we have to get
a tree of subject DAG by applying DFS or BFS, and then traverse this tree in postorder to
compute the number of children of each vertex. Taking advantage of this information, we
apply DFS to a subject DAG again. In our algorithm, we do not include this step because
its utility depends on the particular case in hand.
Our algorithm shown in Figure 2.5 consists of several stages in which it introduces an
additional source vertex S to make an augmented graph G′i and then finds the longest legal
worm that should starts from S and takes out all vertices in the legal worm from G′i in
1See [19] for the classification of the edges of a graph in depth-first search.
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1 Procedure Main
2 begin
3 G0← G;
4 Construct G′0 by introducing an additional source vertex S;
5 Eliminate reconvergent edges from G′0;
6 i← 0;
7 while (Vi is non-empty)
8 Find Ψ(G′i, {S});
9 While finding Ψ(G′i, {S}), construct DFS tree of G′i;
10 Find the longest legal worm wi from this DFS tree
11 by calling Find worm(S) and Configure worm(S);
12 Gi+1← Gi − wi,
13 where Gi+1(Vi+1, Ei+1), Vi+1 = {v|v ∈ Vi ∧ v /∈ wi}
14 and Ei+1 = {(v1, v2)|v1, v2 ∈ Vi+1 ∧ (v1, v2) ∈ Ei};
15 Construct G′i+1 with S;
16 i← i+ 1;
17 endwhile
18 end
Figure 2.5: Main worm-partitioning algorithm.
order to get a remaining subgraph Gi+1. In the next stage the above procedure is applied
to a subgraph Gi+1. The reason of our introducing S successively in each stage of the
algorithm is that this S prevents us from including interleaved shared vertices in worms,
which was proved by Lemma 2.3. We can handle interleaved sharing in the same way as
reconvergent paths. We do not need to differentiate these two cases (unlike Liao [51, 54])
in an augmented graph G′i with S.
Assume that DFS tree is binary. In most cases, instructions in DAG have at most two
operands, but this assumption is not imperative. The following algorithm can be easily
adapted to higher degrees.
Correctness of the algorithm:
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Procedure Find worm(S) /* S is a pointer to vertex S */
begin
if (S = Null)
return −∞;
else if (S ∈ Ψ(G′i, {S}))
return S.level − 1;
else if (S is a leaf)
return S.level;
endif
S.wormlength← Find worm(S.first child);
/* Pointer to first child of vertex S */
S.worm← S.first child;
/* S.worm is a pointer to a worm */
temp← Find worm(S.second child);
if ( S.wormlength < temp ) /* Choose a longer one */
S.wormlength← temp;
S.worm← S.second child;
endif
return S.wormlength
end
Figure 2.6: Find the longest worm
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Procedure Configure worm(S)
begin
i← S.wormlength;
w← φ;
S← S.worm; /* To skip an added source vertex S */
while (i > 0)
w← w ∪ {S.worm};
S← S.worm;
i← i− 1;
endwhile
return w;
end
Figure 2.7: Configure the longest worm
Let W be a worm partition graph of G. The first found worm w0 is legal in G′0 by
Theorem 2.2, and w0 is also legal in G0 = G by Corollary 2.1. Then, W = {w0} ∪W1,
where W1 is a worm partition graph of G1. If W1 is acyclic, then W is also acyclic. In the
same way of w0, we can find a legal worm w1 of G1 recursively such that W1 = {w1}∪W2.
Therefore, a worm partition graph W =
⋃
0≤i≤|V |{wi} of G is acyclic.
Time complexity of the algorithm:
In the main procedure, Step 3 takesO(1) time and Step 4 can be done inO(|V |+|E|) by
finding Vleaves and inserting the s-edges. The elimination of reconvergent edges can be done
by finding Ψ in O(|V |+ |E|) and for each vertex v ∈ Ψ, by finding all common ancestors
CA(v) in O(|V |+ |E|). All the common ancestors can be found by applying DFS(v) to a
reverse graph GR; GR can be constructed in O(|V |+ |E|). The size of Ψ is bounded by |V |.
If there is an edge e =< CA(v), v > in G′0, then this edge is a reconvergent edge. In this
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way, we can identify all reconvergent edges. So Step 5 can be done in O(|V |(|V | + |E|)).
The while loop in Lines 7–17 will iterate at most O(|V |) time. In Step 8 we can find Ψ and
construct a DFS tree in O(|V | + |E|) time. In Step 10, Find worm and Configure worm
can be finished in O(|V |). Step 12 and Step 15 take O(|Vi|+ |Ei|) and O(|Vi+1|+ |Ei+1|)
respectively. The while loop takes O(|V |2+ |V ||E|) time. So the proposed algorithm takes
O(|V |2 + |V ||E|) time.
2.3 Examples
Figure 2.8 shows how our algorithm works on a DAG. In Figure 2.8-(a), vertex g
is the only one leaf. An additional source vertex S is introduced and s − edge(S, g) is
added. Ψ(G′0, {S}) is generated and DFS tree of G′0 is also constructed. The longest worm
w0 = (S, g, h, i, f, c) is found. The edge (f, e) and (c, b) are discarded because vertex b and
e are in Ψ(G′0, {S}). Figure 2.8-(b) shows the remaining graph from which the vertices in
a worm w0 were taken out. The same procedure is repeated. A vertex S and s − edge
are introduced. Ψ(G′1, {S}) is generated. DFS tree is constructed. The longest worm
w1 = (S, d, a, b) is found. Figure 2.8-(c) has only one vertex which is a worm w2 by itself.
Figure 2.9 shows the worm partition graph of DAG in Figure 2.8
Figure 2.10 shows an worm partition graph found by our algorithm for an example in
Figure 2.3.
2.4 Experimental Results
We implemented our algorithm and applied it to several randomly generated DAGs as
well graphs corresponding to several benchmark problems from the digital signal process-
ing domain (i.e., DSPstone) [83] and from high-level synthesis [21]. Tables 2.1 and 2.2
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show the results on DAGs of maximum out-degree 2 and 3 respectively. Each row repre-
sents an independent experiment.
Table 2.1: The result of worm partition when max degree = 2
|V | Avg.|W | Avg. Ratio Best Ratio Worst Ratio
50 22.12 0.4424 0.3600 0.5400
100 44.71 0.4471 0.3600 0.5200
200 89.26 0.4463 0.3950 0.4950
300 134.20 0.4473 0.4100 0.4833
500 223.77 0.4475 0.4100 0.4880
1000 446.87 0.4469 0.4290 0.4660
In each experiment, one hundred DAGs were generated randomly. The first column is
the size of the DAG, the second columns gives the average size of a worm partition graph,
and the third column gives the ratio of the average size of a worm partition graph to the
number of vertices in the DAG. The fourth and fifth are the ratio of lengths of the best worm
partition and worst worm partition to the number of vertices of the DAG, respectively.
The result on DAGs with maximum out-degree 3 is better than the result on DAGs with
maximum out-degree 2. This is because when the algorithm tries to find a longer worm,
the larger out-degree DAG could give more opportunities to configure a longer worm.
We applied our algorithm to several benchmark problems. Table 2.3 shows the results.
Compared with the results of randomly generated DAGs, the results on benchmark prob-
lems tend to be better. The real world problems have some kind of regularity, which can
be exploited by our algorithm. In case of WDELF3, the original DAG shrunk to 6-vertex
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Table 2.2: The result of worm partition when max degree = 3
|V | Avg.|W | Avg. Ratio Best Ratio Worst Ratio
50 21.29 0.4258 0.3400 0.5400
100 41.97 0.4197 0.3600 0.4700
200 83.49 0.4175 0.3650 0.4750
300 125.49 0.4183 0.3700 0.4600
500 210.55 0.4211 0.3940 0.4520
1000 418.97 0.4190 0.3940 0.4420
graph. The size shrunk by more than 80 percent. As an illustration, Figure 2.11 shows a
worm partition graph of DIFFEQ, which is one of the benchmarks used.
Table 2.3: The result on benchmark (real) problems
Problem |V | |W | Ratio(|W |/|V |)
AR-Filter 28 12 0.4286
WDELF3 34 6 0.1765
FDCT 42 20 0.4762
DCT 48 19 0.3958
DIFFEQ 11 5 0.4545
SEHWA 32 17 0.5313
F2 22 7 0.3182
PTSENG 8 3 0.3750
DOG 11 5 0.4545
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2.5 Chapter Summary
We have proposed and evaluated an algorithm to construct a worm partition graph by
finding a longest worm at the moment and maintaining the legality of scheduling. Worm
partitioning is very useful in code generation for embedded DSP processors. Previous work
by Liao [51, 54] and Aho et al. [1] have presented expensive techniques for testing legality
of schedules derived from worm partitioning. In addition, they do not present an approach
to construct a legal worm partition of a DAG. Our approach is to guide the generation of
legal worms while keeping the number of worms generated as small as possible. Our ex-
perimental results show that our algorithm can find most reduced worm partition graph as
much as possible. By applying our algorithm to real problems, we find that it can effec-
tively exploit the regularity of real world problems. We believe that this work has broader
applicability in general scheduling problems for high-level synthesis.
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CHAPTER 3
MEMORY OFFSET ASSIGNMENT FOR DSPS
With the recent shift from a pure hardware implementation to hardware/software co-
implementation of embedded systems, the embedded processor has become an essential
component of an embedded system. The key factor for the success of hardware/software
co-implementation of an embedded system is the generation of high-quality compact code
for the embedded processor. In an embedded system, the generation of a compact code
should be given more priority than compilation time, which gives an embedded system
designer a better chance to use more aggressive optimization techniques, and it should be
achieved without losing performance (i.e., execution time).
Embedded DSP processors contain an address generation unit (AGU) that enables the
processor to compute the address of an operand of the next instruction while executing the
current instruction. An AGU has auto-increment and auto-decrement capability, which can
be done in the same clock of execution of a current instruction. It is very important to
take advantage of AGUs in order to generate high-quality compact code. In this chapter,
we propose heuristics for for the single offset assignment (SOA) problem and the general
offset assignment (GOA) problem in order to exploit AGUs effectively. The SOA problem
deals with the case of a single address register in the AGU, whereas the GOA is for the
case of multiple address registers. In addition, we present approaches for the case where
modify registers are available in addition to the address registers in the AGU. Experimental
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results show that our proposed methods can reduce address operation cost and in turn lead
to compact code.
The storage assignment problem was first studied by Bartley [12] and Liao [51, 52, 53].
Liao showed that the offset assignment problem even for a single address register is NP-
complete and proposed a heuristic that uses the access graph, which can be constructed
for a given access sequence that involves access to variables. The access graph has one
vertex per variable and edges between two vertices in the access graph indicate that the
variables corresponding to the vertices are accessed consecutively; the weight of an edge
is the number of times such consecutive access occurs. Liao’s solution picks edges in the
access graph in decreasing order of weight as long as they do not violate the assignment
requirement. Liao also generalizes the storage assignment problem to include any number
of address registers. Leupers and Marwedel [55] proposed a tie-breaking function to handle
the same weighted edges, and a variable partitioning strategy to minimize GOA costs. They
also show that the storage assignment cost can be reduced by utilizing modify registers. In
[4, 5, 6, 72], the interaction between instruction selection and scheduling is considered in
order to improve code size. Rao and Pande [70] apply algebraic transformations to find a
better access sequence. They define the least cost access sequence problem (LCAS), and
propose heuristics to solve the LCAS problem. Other work on transformations for offset
assignment includes those of Atri et al. [7, 8] and Ramanujam et al. [69]. Recently, Choi
and Kim [17] presented a technique that generalizes the work of Rao and Pande [70].
The remainder of this chapter is organized as follows. In Section 3.2, we propose our
heuristics for SOA, SOA with modify registers, and GOA problems. We also explain the
basic concepts of our approach. In Section 3.5, we present experimental results. Finally,
Section 3.6 provides a summary.
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3.1 Address Generation Unit (AGU)
Most embedded DSPs contain a specialized circuit called the Address Generation Unit
(AGU) that consists of several address registers (AR) and modify registers (MR), which
are capable of performing the address computation in parallel with data path activity. Most
programs contain a large amount of addressing that requires significant execution time and
space. In application-specific computing domains like digital signal processing, massive
amount of data should be processed in real time. In that case, address computation takes
a large fraction of execution time of a program. Due to the real time constraint faced
by embedded systems, it is important to take advantage of AGUs to do address computa-
tions without consuming unnecessarily execution time; in addition, these address compu-
tations increase the size of the executed program which is detrimental to the performance
of memory-limited embedded systems.
Figure 3.1 shows a typical structure of the AGU in which there are two register files,
Address Register File and Modify Register File. A register in each register file will be
pointed to by corresponding pointer registers, a Address Register Pointer (ARP), and a
Modify Register Pointer (MRP). Usually an address register and a modify register are used
as a pair, when they are employed at the same time. For example, AR[i] is coupled with
MR[i]. There are some DSP architectures where this is not the case. When the MRP
contains NULL, the AGU will function in auto-increment/decrement mode.
Figure 3.2 shows the way the AGU computes the address of of the next operand in
parallel with the data path. Figure 3.2(b) shows an initial configuration of the AGU and
an accumulator in data path before the instruction, LOAD *(AR)++ in Figure 3.2-(a) is
executed. While an embedded DSP is executing the instruction, two different tasks are to
be done during the same clock cycle: (i) the value stored in Loc0 pointed to by an AR is
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Figure 3.1: An example structure of AGU.
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Figure 3.2: An example for AGU.
loaded into the accumulator in the data path, and (ii) the AR is updated to point an adjacent
memory location, Loc1. Figure 3.2-(c) shows the configuration after the execution of the
LOAD instruction. In this manner, two different subtasks are done in two separate circuits
at the same time. From the perspective of execution time, this kind of parallel execution
could be beneficial. If the value in the memory location Loc1 is an operand of the next
instruction, the operand will be available immediately because the AR already points to
that location.
Updating the AR to point to an adjacent memory location can be done in the AGU as
shown in Figure 3.2, and also, if the offset of two memory locations is equal to the value
of a modify register (MR), those two locations can be referenced shadowly by letting the
AGU update an AR like AR[i]← AR[i] +MR[i].
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3.2 Our Approach to the Single Offset Assignment (SOA) Problem
3.2.1 The Single Offset Assignment (SOA) Problem
Given a variable set V = {v0, v1, · · · , vn−1}, the single offset assignment (SOA) prob-
lem is to find the offset of each variable vi, 0 ≤ i ≤ n − 1 so as to minimize the number
of instructions needed only for memory address operations. In order to do that, it is very
critical to maximize auto-increment/auto-decrement operations of an address register that
can eliminate the explicit use of memory address instructions.
Liao [51] proposed a heuristic that finds a path cover of an access graph G(V,E) by
choosing edges in decreasing order of the number of transitions in an access sequence
while avoiding cycles, but he does not say how to handle edges that have the same weight.
Leupers and Marwedel [55] introduced a tie-breaking function to handle such edges. Their
result is better than Liao’s as expected.
Leupers uses the sum of weights of adjacent edges as a tie-breaking function T . When
two edges e1 and e2 have same weight, his tie-breaking function gives a higher priority to
e1 if T (e1) < T (e2). Figure 3.3 shows how the tie-breaking function works. Figure 3.3-(a)
is a given access sequence. Figure 3.3-(b) is an access graph in which each edge is assigned
two values: one is the edge weight and the other (shown in parenthesis) is the value of a
tie-breaking function. There are four edges with same edge weight. The edge with a weight
3 must be selected since 3 is the largest weight. In this example, a tie-breaking function
will arbitrarily choose two out of the remaining edges to find a path cover because all the
remaining edges have same T value. Two edges will not be selected and the resulting cost
is 4. Note that the cost is the sum of the weights of the edges that have not been selected;
this is exactly the same as the number of extra instructions that operate only on the address
register.
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Figure 3.3: An example of SOA.
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When an edge has a larger weight, it means that choosing that edge contributes more
to reducing the cost. We may measure the preference of an edge by its weight. When an
edge is selected, this selection will affect the selection of its adjacent edges in the future
because in SOA, the problem is to find a path cover in which for each edge in a path cover,
at most one of its adjacent edges at each of its endpoints can be selected. Selecting an edge
that has a larger sum of the weights of its adjacent edges will have a greater interference
impact on the cost of a path cover. We believe that the edge weight represents a preference
and the sum of adjacent edges represents interference. Our weight adjustment function
merges these two measurements into an adjust weight. A new weight will be given by
(Preference/Interference). This weight adjustment function gives higher priority to edges
with higher preference and less to edges with higher interference.
A new measure of weight could be a more balanced measure in the sense that it cap-
tures preference and interference at the same time. Figure 3.3-(c) shows how our weight
adjustmenment function works. The preference (edge weight) of each edge is divided by
its interference (the sum of the weights of adjacent edges). This example shows that a
weight adjustment function may have advantage over a tie-breaking function. Our weight
adjustment functions are designed to include the topology of an access graph. We pro-
pose two weight adjustment functions. Let w(e) be a weight of an edge e = (u, v). Let
T (e) =
∑
(x,u)∈E w((x, u)) +
∑
(y,v)∈E w((y, v)). The first adjustment function is
F1(e) =
w(e)
T (e)− 2× w(e) .
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The weight of edge e is divided by the sum of weights of its adjacent edges in F1(e). The
second function is
F2(e) =
w(e)
The number of adjacent edges of e.
The weight of edge e is divided by the number of its adjacent edges in F2(e). We assign a
new adjust weight to each edge with an adjustment function. Then, sort edges in decreasing
order of the new weights, and find a path cover in the same way as Liao’s. We tried another
experiment in which an adjustment function F2 is just used as a tie-breaking function.
When weights (not adjust weights) of edges are same, we use F2 as a tie-breaking function
instead of using it as an adjustment function. The original weight is used as a major key
and new weight returned by F2 as a minor key during sorting.
3.3 SOA with an MR register
3.3.1 A Motivating Example
When the offset of two variables is equal to the value of a modify register (MR), those
two variables can be referenced without explicit address instructions. Many DSPs include
MRs in their AGUs. We observed that as edges were selected based on their weights, an
access graph was fragmented into several paths. To the best of our knowledge, there have
been no research on how to tackle these fragmented paths from the perspective of memory
offset optimization. We believe that tackling this problem with a MR can lead to extra gains
that have been missed up to now. Figure 3.4 shows our an example where this is the case.
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In Figure 3.4-(c), two fragmented paths were generated. When the two paths are ar-
ranged in memory like in Figure 3.4-(d), two unselected edges can be recovered by assign-
ing 2 to an MR, which means that only one unselected edge, (a, e) needs an explicit address
instruction because a weight of the uncovered edge (a, e) is 1. If the two paths were to be
arranged like in Figure 3.4-(e), then all three unselected edges have different offsets: 2 for
(b, c), 3 for (e, a), and 4 for (d, a). Only one of them can be recovered by an MR. We
propose an algorithm to handle fragmented paths.
3.3.2 Our Algorithm for SOA with an MR
Definition 3.1 An edge e = (vi, vj) is called an uncovered edge when variables that cor-
respond to vertices vi and vj are not assigned adjacently in a memory.
After applying the SOA heuristic to an access graph G(V,E), we may have several
paths. If there is a Hamiltonian path and SOA luckily finds it, then memory assignment
is done, but we cannot expect that situation all the time. We prefer to call those paths
partitions because each path is disjoint with others.
Definition 3.2 An uncovered edge e = (vi, vj) is called an intra-uncovered edge when
variables vi and vj belong to the same partition. Otherwise, it is called an inter-uncovered
edge. These are also referred to as intra-edge and an inter-edge respectively.
Definition 3.3 Each intra-edge and inter-edge contributes to an address operation cost.
We call these the intra-cost and the inter-cost respectively.
Uncovered edges account for cost if they are not subsumed by an MR register. Our goal
is to maximize the number of uncovered edges that are subsumed by an MR register. The
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cost can be expressed by the following cost equation.
cost =
∑
ei∈intra edge
intra cost(ei) +
∑
ej∈inter edge
inter cost(ej).
It is very clear that a set of intra-edges and a set of inter-edges are disjoint because
from Definition 3.2, an uncovered edge e cannot be an intra-edge and an inter-edge at the
same time. First, we want to maximize the number of intra-edges that are subsumed by
an MR register. After that, we will try to maximize the number of inter-edges that will
be subsumed by an MR register. We think this approach is reasonable because when the
memory assignment is fixed by a SOA heuristic, there is no flexibility of intra-edges in
such a sense that we cannot rearrange them. So, we want to recover as many intra-edges
as possible with an MR register first. Then, with the observation that we can change the
distances of inter-edges by rearranging partitions, we will try to recover inter-edges with
an MR register.
There are four possible merging combinations of two partitions. Figure 3.5 shows those
four merging combinations. Intra-edges are represented by a solid line, and inter-edges by
a dotted line. In Figure 3.5-(a), there are 6 uncovered edges among which there are 3
intra-edges and 3 inter-edges. So, the AR cost is 6. First, we try to find the most fre-
quently appearing distance of intra-edges. In this example, distance 2 is the one because
distance(a, c) and distance(b, d) are 2 and distance(f, i) is 3. By assigning 2 to an MR
register, we can recover two out of three intra-edges, which reduces the cost by 2. When
an uncovered edge is recovered by an MR register, the corresponding line is depicted by a
thick line. Next, we want to recover as many inter-edges as possible by making the distance
of inter-edges 2 by applying proper merging combination. In Figure 3.5-(b), the two parti-
tions are concatenated. One inter-edge,e = (e, g) will be recovered, because distance(e, g)
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Figure 3.5: Merging combinations.
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in a merged partition is 2. So, the cost is 3. In Figure 3.5-(c), the first partition is concate-
nated with the reversed second one. No inter-edge will be recovered. The cost is 4. In
Figure 3.5-(d), the reversed first partition is concatenated with the second one. No inter-
edge will be recover, either. The cost is 4. In Figure 3.5-(e), the two partitions are reversed
and concatenated. It is actually equal to exchanging the two partitions. Two inter-edges
will be recovered. In this case, we recover four out of six uncovered edges by applying our
method. Figure 3.6 shows our MR optimization algorithm.
3.4 General Offset Assignment (GOA)
The general offset assignment problem is, given a variable set V = {v0, v1, · · · , vn−1}
and an AGU that has k ARs, k > 1, to find a partition set P = {p0, p1, · · · , pl−1}, where
pi ∩ pj = φ, i 6= j, 0 ≤ i, j ≤ l − 1, subject to minimize GOA cost
l−1∑
i=0
SOA cost(pi) + l,
where l is the number of partitions, l ≤ k. The second term l is the initialization cost of
l ARs. Our GOA heuristic consists of two phases. In the first phase, we sort variables in
descending order of their appearance frequencies in an access sequence, i.e., the number of
accesses to a particular variable. Then, we construct a partition set P by selecting the two
most frequently appearing variables, which will reduce the length of the remaining access
sequence most, and making them a partition, pi, 0 ≤ i ≤ l − 1.
After the first phase, the way we construct a partition set P , we will have l, l ≤ k,
partitions that consist of only 2 variables each. Those partitions have zero SOA cost, and we
have the shortest access sequence that consists of (|V |−2l) variables. In the second phase,
we pick a variable v from the remaining variables in the descending order of frequency, and
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Procedure SOA mr
begin
Gpartition(Vpar, Epar) ← Apply SOA to G(V,E);
Φm sorted← sort m values of edges (v1, v2) by frequency in descending order;
M ← the first m of Φm sorted;
optimizedSOA← φ;
for each partition pair of pi and pj do
Find the number, m(pi,pj) of edges, e = (v1, v2), e ∈ E, v1 ∈ pi, v2 ∈ pj
such that their distance (m value) =M from four possible merging combinations,
and assign a rule number that can generate m =M most frequently to (pi, pj);
enddo
Ψsorted par pair← Sort partition pairs (pi, pj) by m(pi,pj) in descending order;
while (Ψsorted par pair 6= φ) do
(pi, pj)← choose the first pair from Ψsorted par pair;
Ψsorted par pair← Ψsorted par pair − {(pi, pj)};
if (pi /∈ optimizedSOA and pj /∈ optimizedSOA)
optimizedSOA← (optimizedSOA ◦merge by rule(pi, pj));
Vpar← Vpar − {pi, pj};
endif
enddo
while (Vpar 6= φ) do
Choose p from Vpar;
Vpar← Vpar − {p};
optimizedSOA← (optimizedSOA ◦ p);
enddo
return optimizedSOA;
end
Figure 3.6: Heuristic for SOA with MR.
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choose a partition pi such that SOA cost(pi ∪ {v}) is increased minimally, which means
that merging a variable v into that partition increases the GOA cost minimally. This process
will be repeated (|V | − 2l) times, till every variable is assigned to some partition.
Figure 3.7 shows our GOA algorithm that consists of two while loops. The first while
loop implements the first phase and the second the second phase. We need to sort variables.
Let L be a length of an access sequence. It takes O(|V |log|V | + L) time. We also need
to solve SOA of the entire variables in order to use that SOA cost as an initial best cost at
the beginning of the first phase in which the cost will be used to decide whether a further
partitioning continues or not. It takes O(|E|log|E|) time. The first while loop iterates at
most k times. In each iteration, SOA is to be solved with remaining variables to com-
pute the sum of GOA cost of partitions and SOA cost of the remaining variables. It takes
O(|E|log|E|) time. So, the first while loop takes O(k|E|log|E|) time. The second loop
iterates (|V |−2l) times. In each iteration, l SOA problems need to be solved, where l ≤ k.
It takes O(l|E|log|E|) time. So, the second one takes O(l(|V |− 2l)(|E|log|E|)) time. The
time complexity of our GOA FRQ is O(k(|V | − 2k + 1)(|E|log|E|) + |V |log|V |+ L).
3.5 Experimental Results
We generated access sequences randomly and apply our heuristics, Leupers’ and Liao’s.
We repeated the simulation 1000 times on several problem sizes. Table 3.1 shows the re-
sults of several SOA heuristics. The first column shows a problem size. The second column
shows AGU configurations on which we experiment several heuristics. There is only one
AR in a coarse configuration. The W mr row represents a 1-AR and 1-MR AGU. The third
row, W mr op, has the same AGU configuration as W mr, but we apply our optimization
heuristic of rearranging and merging path partitions to recover uncovered edges with an
MR register. The third and fourth columns are results of Liao’s and of Leupers’ heuristics,
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Procedure GOA FRQ(V, s, k)
V : a set of variables
s : an access sequence
k : the number of ARs
begin
Vsort ← Sort variables in the descending order of frequency in s;
i← 0;
best cost ← SOA cost(V, s) + 1;
while (i < k and |Vsort| > 1) do
pick the first two variables va and vb from Vsort;
Vsort ← Vsort − {va, vb};
Vi ← {va, vb};
new cost ← (SOA cost(Vsort) + 1) + (i+ 1);
if (new cost ≤ best cost)
best cost← new cost;
i ← i+ 1;
else
i ← i+ 1;
break ;
endif
enddo
l← i;
while (Vsort > 0) do
v ← pick a first variable from Vsort;
Vsort ← Vsort − {v};
for j ← 0 to l − 1 do
costj ← SOA cost(Vj ∪ {v});
enddo
index ← find minimum cost partition;
Vindex ← Vindex ∪ {v};
enddo
return (V0, V1, · · · , Vl−1);
end
Figure 3.7: GOA Heuristic.
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and the remaining columns show the results of ours. The results in a coarse row of Ta-
ble 3.1 do not include an initialization cost of a AR. Usually, the SOA cost does not include
initialization cost of an AR (but not necessarily). So, for a fair comparison with the result
of a coarse configuration, the results of W mr and W mr op do not include the initialization
cost of a AR, either. However, the initialization cost of an MR is included.
For all experiments of different problem sizes, the results from Leupers’ and ours are
better than Liao’s in a coarse AGU configuration. It is very difficult to pick the best one
among Leupers’ and ours. That is the reason why we iterate this simulation 1000 times.
Among those nine experiments, in only one case the performance of Leupers’ is the best in
case of |S| = 100, |V | = 80. Even in that case, it is tied with our heuristic F1. In other eight
experiments, our heuristics are slightly better than Leupers’. The results of W mr prove that
introducing an MR register in AGU can significantly improve the performance of AGU.
There is an interesting trend in W mr result. In three experiments of |S| = 10, |V | = 5,
|S| = 20, |V | = 5, and |S| = 100, |V | = 10, Liao’s heuristic is better than the others. We
feel that the experiment of |S| = 10, |V | = 5 is too small to say some trend. The common
fact of the other two cases is that the percentage of the number of variables in an access
sequence to the length of an access sequence is relatively low (below 25 percent).
The result of W mr op shows that applying our MR heuristic to recover uncovered
edges is crucial to enhance the performance of AGU by exploiting an MR aggressively.
Our MR optimization heuristic reduces the costs of every experiment of every heuristic.
We experimented another interesting simulation in which we introduce a kind of tie-
breaking function for F1 and F2. In other words, after a new weight is assigned to all edges
with our adjustment function, a tie-breaking function is enforced. However, we observe no
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gains at all. We think it is due to the fact that there are very few chances for edges to have
a same weight because many of new weights are not integer.
Table 3.2 and 3.3 show the results of Leupers’ GOA and of our GOA FRQ heuristic.
We iterate simulation 500 times. Leupers’ GOA algorithm uses his SOA algorithm as its
SOA subroutine. Our GOA FRQ uses F1 as its SOA subroutine. The first column shows
AGU configurations. The second and third columns are results of Leupers’ and of our
GOA FRQ respectively. We include 1AR 1MR and ARmr op results. On the contrary
to the Table 3.1, these results include an initialization cost of an AR in order to be fairly
compared with the results of GOA heuristics on a 2-AR AGU.
Except for some rare anomalous cases such as a 6-AR AGU of |S| = 50, |V | = 25,
a 8-AR AGU of |S| = 100, |V | = 50, and a 10-AR AGU of |S| = 100, |V | = 50, our
GOA FRQ is better than Leupers’. We think the reason is that from the way that GOA FRQ
takes out the most frequently appeared two variables and assigns them to an AR register,
the shorter length of the remaining access sequence could contribute to our GOA FRQ’s
better performance.
Table 3.1 already showed that introducing an MR can improve the AGU performance
and that an optimization heuristic for an MR register is needed to maximize a perfor-
mance gain. Table 3.2 and 3.3 show that the results of 2-AR AGU are alway better
than 1AR 1MR’s and even ARmr op’s. It is because even if we apply a MR optimiza-
tion heuristic, which is naturally to be more conservative than GOA heuristic of 2-AR in
such a sense that only after several path partitions are generated by SOA heuristic on en-
tire variables, a MR optimization heuristic would try to recover uncovered edges whose
occurrences heavily depend on SOA heuristic, a GOA heuristic can exploit a better chance
by partitioning variables into two sets and applying SOA heuristic on each partitioned set.
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However, GOA’s gain over ARmr op does not come for free. The cost of the partitioning
of variables might not be negligible as it was shown in section 3.4. However, from the
perspective of performance of an embedded system, our experiment shows that it is better
to pay that cost to get performance gain of AGU. The gain of 2-AR GOA over ARmr op is
noticeable enough to justify our opinion.
Our GOA results show that when the problem size is fixed, it may not be beneficial
to introduce too many address registers. Beyond a certain point of threshold, introducing
more ARs may not be beneficial and sometimes even be harmful. For example, when a
problem size is |S| = 50, |V | = 25, we observe such a lose of a gain between 7-AR
and 8-AR configurations. There are other such phenomena between 5-AR and 6-AR of
|S| = 50, |V | = 40, and between 7-AR and 8-AR for Leupers’ and 8-AR and 9-AR for
ours in case of |S| = 100, |V | = 80.
When an AGU has several pairs of a AR and an MR, in which AR[i] is coupled with
MR[i], our path partition optimization heuristic can be used for each partitioned variable
set. Then, the result of each pair of the AGU will be improved as we observed in Table 3.1.
Figures 3.8, 3.9, 3.10, 3.11 show bar graphs based on the results in Table 3.1. When
an access graph is dense, all five heuristics perform similarly as shown in Figure 3.8. In
this case, introducing a mr optimization technique does not improve performance much.
Figure 3.9, 3.10 show that when the number of variables is 50% of th length of an access
sequence, introducing optimization technique can reduce the costs. Figure 3.10 shows that
when the access graph becomes sparse, the amount of improvement becomes smaller than
when the graph is dense, but it is still reduce the costs noticeably. Except the case when
an access graph is very dense like in Figure 3.8, applying our mr optimization technique is
beneficial in all heuristics including Liao’s and Leupers’.
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Figure 3.8: Results for SOA and SOA mr with |S| = 100, |V | = 10.
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Figure 3.9: Results for SOA and SOA mr with |S| = 100, |V | = 50.
Figure 3.12, 3.13, 3.14 show that our GOA FRQ algorithm outperforms Leupers’ in
many cases. Especially in Figure 3.12, we can witness that beyond certain threshold, our
algorithm keeps its performance stable. However, Leupers’ algorithm tries to use as many
ARs as possible, which makes performance of his algorithm deteriorated as the number of
ARs grows. Line graphs in Figure 3.12, 3.13, 3.14 show that our mr optimization technique
is beneficial, and that 2 ARs configuration always outperforms ar mr op as we mentioned
earlier.
3.6 Chapter Summary
We have proposed a new approach of introducing a weight adjustment function and
showed that its experimental results are slightly better and at least as well as the results of
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Figure 3.10: Result for SOA and SOA mr with |S| = 100, |V | = 80.
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Figure 3.11: Results for SOA and SOA mr with |S| = 200, |V | = 100.
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Figure 3.12: Results for GOA FRQ.
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Figure 3.13: Results for GOA FRQ.
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Figure 3.14: Results for GOA FRQ.
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the previous works. More importantly, we have introduced a new way of handling the same
edge weight in an access graph.
As the SOA algorithm generates several fragmented paths, we show that the optimiza-
tion of these path partitions is crucial to achieve an extra gain, which is clearly captured by
our experimental results.
We also have proposed usage of frequencies of variables in a GOA problem. Our exper-
imental results show that this straightforward method is better than the previous research
works.
In our weight adjustment functions, we handled Preference and Interference uniformly.
We applied our weight adjustment functions to random data. Real-world algorithms, how-
ever, may have some patterns that are unique to each specific algorithm. We think that
we may get a better result by introducing tuning factors an then handling Preference and
Interference differently according to the pattern or the regularity in a specific algorithm.
For example, when (α · Preference)/(β · Interference) is used as a weight adjustment func-
tion, setting α = β = 1 gives our original weight adjustment functions. Finding optimal
values of tuning factors may requires exhaustive simulation and take a lot of execution time
for each algorithm.
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Table 3.1: The result of SOA and SOA mr with 1000 iterations.
Size AGU Conf. Liao Leupers F1 F2 F3
|S| = 10 Coarse 2.190 1.920 1.920 1.919 1.919
|V | = 5 W mr 1.559 1.606 1.604 1.610 1.614
W mr op 1.480 1.578 1.578 1.584 1.585
|S| = 20 Coarse 5.333 5.262 5.261 5.293 5.295
|V | = 5 W mr 3.160 3.290 3.290 3.268 3.255
W mr op 3.119 3.270 3.275 3.260 3.235
|S| = 20 Coarse 5.591 4.983 4.983 4.982 4.982
|V | = 15 W mr 5.108 4.566 4.550 4.546 4.563
W mr op 4.617 4.217 4.209 4.204 4.210
|S| = 50 Coarse 24.449 24.220 24.12 24.119 24.104
|V | = 10 W mr 18.819 18.686 18.693 18.764 18.719
W mr op 18.622 18.591 18.606 18.688 18.636
|S| = 50 Coarse 14.255 12.751 12.751 12.747 12.747
|V | = 40 W mr 13.703 12.227 12.221 12.215 12.222
W mr op 12.699 11.403 11.404 11.397 11.399
|S| = 100 Coarse 55.777 55.361 55.323 55.569 55.560
|V | = 10 W mr 43.108 43.850 43.129 43.210 43.201
W mr op 43.660 43.580 43.105 43.196 43.179
|S| = 100 Coarse 53.252 48.392 48.395 48.417 48.388
|V | = 50 W mr 50.801 45.845 45.806 45.845 45.827
W mr op 48.758 44.741 44.716 44.773 44.752
|S| = 100 Coarse 29.650 26.661 26.661 26.662 26.661
|V | = 80 W mr 29.180 26.340 26.320 26.280 26.310
W mr op 26.867 24.376 24.371 24.362 24.373
|S| = 200 Coarse 112.200 101.287 101.289 101.300 101.265
|V | = 100 W mr 109.610 98.456 98.445 98.430 98.429
W mr op 105.392 96.491 96.478 96.492 96.477
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Table 3.2: The result of GOA with 500 iterations.
|S| = 50, |V | = 10 |S| = 50, |V | = 25AGU Conf. Leupers GOA FRQ Leupers GOA FRQ
1AR 25.840 25.680 23.232 23.232
1AR 1MR 19.756 19.760 21.134 21.120
ARmr op 19.638 19.634 20.526 20.506
2 ARs 14.856 14.722 17.942 17.338
3 ARs 8.708 8.410 13.714 13.158
4 ARs 5.714 5.466 10.642 10.420
5 ARs 5.220 4.978 8.890 8.806
6 ARs 8.200 8.540
7 ARs 8.200 7.916
8 ARs 8.590 8.246
9 ARs 9.278 8.712
10 ARs 10.106 8.908
|S| = 50, |V | = 40 |S| = 100, |V | = 10AGU Conf. Leupers GOA FRQ Leupers GOA FRQ
1AR 13.710 13.710 56.356 56.326
1AR 1MR 13.132 13.128 44.210 44.318
ARmr op 12.294 12.292 44.196 44.300
2 ARs 9.910 9.228 34.498 33.984
3 ARs 7.254 6.742 19.160 18.312
4 ARs 6.180 5.862 9.808 9.328
5 ARs 6.126 5.606 6.460 5.000
6 ARs 6.768 5.814
7 ARs 7.542 5.814
8 ARs 8.402 5.814
9 ARs 9.326 5.814
10 ARs 10.266 5.814
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Table 3.3: The result of GOA with 500 iterations (continued.)
|S| = 100, |V | = 25 |S| = 100, |V | = 50AGU Conf. Leupers GOA FRQ Leupers GOA FRQ
1AR 61.252 61.240 49.442 49.448
1AR 1MR 55.324 55.300 46.828 46.802
ARmr op 54.954 54.944 45.758 45.764
2 ARs 48.618 48.326 42.508 40.892
3 ARs 38.612 37.918 36.560 33.894
4 ARs 30.478 29.674 30.672 28.332
5 ARs 24.190 23.282 25.982 24.112
6 ARs 19.120 18.282 22.178 20.694
7 ARs 15.648 14.908 19.126 18.740
8 ARs 13.512 12.722 16.796 16.940
9 ARs 12.480 11.476 15.460 14.916
10 ARs 12.840 11.600 14.504 14.940
|S| = 100, |V | = 80 |S| = 200, |V | = 100AGU Conf. Leuper GOA FRQ Leuper GOA FRQ
1AR 27.642 27.642 102.444 102.444
1AR 1MR 26.996 26.994 99.514 99.494
ARmr op 25.260 25.250 97.540 97.542
2 ARs 21.988 19.996 93.260 90.576
3 ARs 17.768 15.568 84.482 79.906
4 ARs 14.156 12.634 76.722 70.846
5 ARs 11.602 10.722 69.458 63.264
6 ARs 10.840 9.766 62.752 56.430
7 ARs 9.514 9.446 56.736 50.696
8 ARs 9.666 9.344 51.560 45.774
9 ARs 10.102 9.732 46.600 41.414
10 ARs 10.814 10.190 42.542 38.820
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CHAPTER 4
ADDRESS REGISTER ALLOCATION IN DSPS
Most signal processing algorithms have a small number of core processing tasks that
are to be implemented by loop statements in which several simple operations are applied to
a massive amount of signals (data). The loops have large number of iterations. So, it is very
crucial in signal processing to optimize the code inside the loops. Usually massive data are
stored in arrays, which are considered as a convenient data structure especially in a loop.
In most programs addressing computation accounts for a large fraction of the execution
time. In general purpose programs, over 50% of the execution time is for addressing,
and 1 out of 6 instructions is an address manipulation instruction [37]. From the fact that
typical DSP programs access massive amounts of data, it is easy to conclude that handling
addressing computation properly in DSP domain is a more important subject than in general
purpose computing in order to achieve a compact code with real-time performance. The
DSP processors have limited number of addressing modes. References to arrays should
be translated into indirect addressing mode using ARs. In order to reduce the number
of explicit address register instructions, array references should be carefully assigned to
address registers.
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4.1 Related Work on Address Register Allocation
The first algorithm for optimal allocation of index register for addressing operation was
proposed by [39]. Several research works have been done on addressing modes for DSP
architectures [37, 58, 4, 5, 6, 56, 13]. Araujo [4, 5, 6] insists that efficient usage of the AGU
needs two tasks, identification of an addressing mode and allocation of address registers to
addressing operations. First, he allocates virtual address registers to pointer variables and
array references, and then allocates physical registers to the virtual address registers. He
defines an Array Indexing Allocation Problem as a problem of allocating virtual AR to
array references and proposes a solution by introducing an Indexing Graph (IG). Vertices
in IG are array references and edges represent the possible transition from one array access
to another array access without an address instruction. The goal of IG is to allocate the
minimum number of ARs by maximizing the number of array accesses that can share an
AR. He formulates an IG covering problem as finding the disjoint path/cycle cover of IG
which minimize the total number of paths and cycles. IG covering is NP-hard. So, he
simplifies IG covering by dropping cycles from it. Actually it is a minimum vertex-disjoint
path covering (MDPC) problem of a graph. He solves his simple IG covering by using
Hopcroft-Karp’s solution [38] of the bipartite matching problem. His simple IG covering
can not eliminate need for explicit address instructions in the loop body by ignoring cycles.
In embedded processing, it is not unusual that some simple operations are applied to a huge
amount of data in regularly and massively repeated manner. Eventually, the accumulated
effects of explicit address instructions in a loop can not be and should not be ignored.
Leupers et al. [56, 13] defines an AR allocation problem as finding a minimum path
cover of a distance graph G = (V,E) such that all nodes in G are touched by exactly one
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path and for each path, the distance between a head and a tail of the path is within a max-
imum modify range. Leupers introduces an extended distance graph G′ = (V ′, E ′), V ′ =
V ∪ {a′1, · · · , a′n} in which each node a′i /∈ V represents the array reference ai in the next
loop iteration. His extended graph captures the possibilities of address instruction free
transitions from one array reference in the current iteration to the array reference in the
next iteration. He assigns a unit weight to each edge in an extended distance graph and
then tries to find the longest path from ai to a′i. He uses Araujo’s matching-based algo-
rithm [6] of simple IG covering to find a lower bound L on the number of ARs, and his
own path-based algorithm to find an upper bound U . He puts these two algorithms into
his branch-and-bound algorithm to find an optimum solution to the AR allocation problem.
After finding a lower bound and an upper bound, he selects feasible edge e = (ai, aj). An
edge e = (ai, aj) is feasible if and only if there is a path (aj, · · · , a′i) in the extended graph.
He constructs two distance graphs, Ge¯ and Ge. Ge¯ excludes the feasible edge e and Ge
includes the edge e by merging two nodes ai and aj into one node. He computes lower
bounds Le¯ for Ge¯ and Le for Ge by using matching-based algorithm. If Le¯ > U , all solu-
tions for Ge¯ can not be optimal and edge e must be included. If Le > U , all solutions for Ge
can not be optimal and e must be excluded. He recursively applies his branch-and-bound
algorithm to find minimum number of ARs. His algorithm can find optimal solution to
AR allocation problem. However, his recursive branch-and-bound algorithm contains two
different algorithms to find a lower bound and an upper bound, and for each feasible edge
e two different distance graph are constructed and tested recursively. His algorithm has an
exponential time complexity and is unnecessarily complicated.
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4.2 Address Register Allocation
Given an array reference sequence, the address register allocation problem is one of
partitioning the array references into groups in such a way that array references in any
group are to be assigned to the same address register with the objective of minimizing
the total number of explicit address instructions by taking advantage of the AGU’s auto-
increment/decrement capability.
Figure 4.1-(a) shows two statements in a loop. Figure 4.1-(b) shows a corresponding
array reference sequence. For simplicity, only the address register instructions are shown
in the figure. In Figure 4.1-(c), only one address register, AR0 is used for all five array
references of an array, A. Except the initialization instruction, three explicit AR instructions
are needed in each iteration of the loop. When the loop repeats many times (a loop bound
N is large), it deteriorate not only the size of the code but also the execution speed. In
Figure 4.1-(d), and (e), two ARs, AR0 and AR1, are used. In Figure 4.1-(d), the first
three references are assigned to AR0, and the last two to AR1. Except two initialization
instructions, three explicit address register instructions are still needed, even though two
ARs are employed. On the contrary, in Figure 4.1-(e), the first, third, and fifth references are
assigned to AR0, and the second and fourth to AR1. There are no explicit AR instructions
in the loop, which is a huge gain for the speed when N is large, and also high-quality
compact code is generated. We propose an algorithm to eliminate explicit AR instructions
in a loop statement, and also propose a quick algorithm to find the lower bound on the
number of ARs. Figure 4.1 shows that while carefully chosen array register allocation
can eliminate explicit address instructions, assigning wrong array references to ARs may
requires explicit address instructions despite of using multiple ARs.
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for(i=1;i<=N;i++) {
A[i+1] = A[i] + A[i+2]
A[i] = A[i+3]
}
LDAR AR0, &A[1]
LDAR AR1, &A[3]
for(i=1;i<=N;i++) {
  *(AR0)++
  *(AR1)++
  *(AR0)−−
  *(AR1)
  *(AR0)++
}
LDAR AR0, &A[1]
for(i=1;i<=N;i++) {
  ADAR AR0, 2
  *(AR0)−−
  ADAR AR0,2
  SBAR AR0,3
}  *(AR0)++
LDAR AR0, &A[1]
LDAR AR1, &A[4]
for(i=1;i<=N;i++) {
  ADAR AR0, 2
  *(AR0)−−
  SBAR AR1, 3
  ADAR AR1, 4
}
for(i=1;i=<N;i++) {
}
  A[i]         //ref_0
  A[i+2]     //ref_1
  A[i+1]     //ref_2
  A[i+3]     //ref_3
  A[i]        //ref_4
(b) an array access sequence(a) code
(c) one AR used
+2
−3
+2
−1
0
−3+4
AR0
AR1
AR0 AR1
r1
r2
r3
r4
r0
r1
r2
r3
r4
+1
+1
−1
+1 0
r0
r1
r2
r3
r4
(e) optimized AR0:r0,r2,r4 AR1:r1,r3
(d) unoptimized AR0:r0,r1,r2 AR1:r3,r4
+2
−1
+1
r0
Figure 4.1: An example of AR allocation.
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4.3 Our Algorithm
Figure 4.2 shows an array reference sequence of a program where a0 is the first array
reference and ar−1 is the last one, and l is an index control variable. We assume that each
array reference ai, 0 ≤ i < r is of the form l ± ci, where ci is a constant.
for l = L to U do
a0
a1
.
.
.
ar−1
enddo
Figure 4.2: Basic structure of a program.
Definition 4.1 A function offset(ai) returns an offset±ci of an array reference ai = l±ci.
Definition 4.2 A distance graph is GM(V,E), where V = {ai|0 ≤ i < r}, and E =
{(ai, aj)|0 ≤ i < j < r, |offset(ai)−offset(aj)| ≤M}. An edge e = (ai, aj) is called a
forward edge because a source ai precedes a destination aj in an array reference sequence.
M is a maximum modify range. A distance graph can be called as a forward edge graph,
either
When the difference of offsets of two different array references ai, aj, i < j is less
than or equals to M , the transition from ai to aj can be done without explicit address
instructions. A distance graph is an acyclic directed graph because direction of all edges is
from a node ai to a node aj; A node ai precedes a node aj in an array reference sequence.
Figure 4.3 shows a distance graph for the array reference sequence in Figure 4.1.
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r0 r1 r2
r3 r4
Figure 4.3: A distance graph.
Definition 4.3 A back edge graph GB(VB, EB) consists of VB = {ai|0 ≤ i < r}, EB =
{(aj, ai)|0 ≤ i < j < r, |offset(ai) − offset(aj) + iteration step| ≤ M}. An edge
e = (aj, ai) is called a back edge because a destination ai precedes a source aj in an array
reference sequence.
When the sum of a loop trip step and the difference of offsets of two different array
references ai, aj, i < j is less than or equal to M , it is possible to update an AR that points
to a reference aj at the current iteration k, L ≤ k < U to a reference ai of the (k + 1)th
iteration. In a similar manner, a back edges graph is also acyclic. Figure 4.4 shows a back
edge graph that corresponds to Figure 4.1.
Definition 4.4 An extended graph G′(V ′, E ′) consists of V ′ = V and E ′ = E ∪ EB.
Figure 4.6-(a) shows an extended graph.
Definition 4.5 When all the references on a path P can be assigned to a AR and then be
referenced in the appearance order on a path P by the same AR without using explicit
address instructions, it is said that a path P is covered by the AR, or a path P is coverable
by the AR. Equivalently, all the references on the covered path or coverable path are called
covered by or coverable by the AR.
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r0 r1 r2
r3 r4
Figure 4.4: A back edge graph.
Definition 4.6 A compatible graphGc(Vc, Ec) consists of Vc = {P |a path P ∈ GM}, Ec =
{(P1, P2)|P1 ∩ P2 = φ}.
A compatible graph is a weighted undirected graph. An edge e = (P1, P2) has a weight
|P1|+ |P2|, where |P1| and |P2| are the length of paths P1 and P2, respectively. Figure 4.5-
(c) shows a compatible graph.
Lemma 4.1 When a cycle C inG′ contains exactly one back edge (cα(p), cα(0)) and is of the
form, C = cα(0)cα(1) · · · cα(p)cα(0), α(i) < α(j), 0 ≤ α(i), α(j) < r, 0 ≤ i < j ≤ p < r,
all the array references in a cycle C can be covered by the same AR.
(Proof) In an extended graph G′, the source and the destination of a forward edge can be
covered by the same AR by its definition. If a cycle C is of the form cα(0)cα(1) · · · cα(p)cα(0),
then a constituent path from cα(0) to cα(p) is coverable because the constituent path consists
of only forward edges. The cycleC has only one back edge (cα(p), cα(0)), which is coverable
by the definition of a back edge. Therefore, all the references on the cycle C are coverable.
Lemma 4.2 The number of Strongly Connected Components (SCC) of an extended graph
G′ is a lower bound of the number of address registers of AR allocation problem.
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(Proof) Let ai and aj be two different array references. Assume that ai and aj belong to
different SCCs. If there is a coverable cycle in G′ that contains both of ai and aj , then ai
and aj will belong to the same SCC by the definition of SCC. It is a contradiction of the
assumption. So, there is no coverable cycle that contains ai and aj . A SCC may contain
more than one back edges. In that case, it can not be guaranteed that the array references
in the SCC are covered by one AR. A SCC requires at least one AR in order for the array
references in the SCC to be covered. Therefore, the number of SCC in G′ is a lower bound
of the number of address registers.
We propose an algorithm to eliminate explicit AR instructions in a loop, and also pro-
pose a quick algorithm to compute the lower bound on the number of ARs by finding SCCs
in an extended graph. Figure 4.5 shows our proposed algorithm.
Figure 4.6-(a) shows an extended graph, in which solid lines represent forward edges
and dotted lines represent back edges, that corresponds to a problem in Figure 4.1. The
idea behind our algorithm is that after constructing an extended graph, all paths from va
to vb for each back edge, (vb, va) are found, and then a compatible graph is constructed
from the paths, in which nodes are paths, and if two paths are disjoint, then there is an edge
between those two nodes whose weight is the sum of lengths of each path. Figure 4.6-(b)
shows paths for each back edge. Figure 4.6-(c) is a compatible graph. The largest weighted
edge is selected. In Figure 4.6-(c), the edge between two paths, (0, 2, 4) and (1, 3), has the
largest weight. The first, third, and fifth references are assigned to one AR, and the second,
and fourth to another AR. Each selected edge requires two address registers. The larger the
weight of the selected edge is, the more array references are covered by two ARs. Until all
array references are assigned, the procedure of selecting the largest one and then updating
a corresponding extended graph is repeated.
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Procedure AR Allocation(Seq)
Seq : an array reference sequence
{
Make a distance graph from Seq
Find all back edges
i← 0
while (|back edges| > 0) do
Find all the paths from va to vb for each back edge,e = (vb, va)
Construct compatible graph
AR[i]← choose the larger one between the largest compatible edge
and longest path
i← i+ 1
Seq← Seq − {v|v ∈ AR}
Update a distance graph and back edges
enddo
while (|Seq| > 0) do
v← a reference from Seq
Seq← Seq − {v}
AR[i]← v
i← i+ 1
enddo
return AR;
}
Figure 4.5: Our AR Allocation Algorithm.
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4(b) all paths for each back edge (c) a compatible graph
5
4
(a) an extended graph
r0 r1 r2
r3 r4
<2,0>   0 −> 2
<1,0>   none
<4,0>  0 −> 2 −> 4, 0 −> 4
<3,1>  1 −> 3
<3,2>  none
0,2
0,2,4
1,3
0,4
Figure 4.6: An example of our algorithm.
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Table 4.1: The result of AR allocation with 100 iterations for |D| = 1 and |D| = 2.
|D| = 2 |D| = 3
M = 1 M = 2 M = 1 M = 2
AR 2.13 42.60 1.52 30.40 2.52 50.40 1.80 36.00
n = 5 SCC 1.96 39.20 1.20 24.00 2.39 47.80 1.45 29.00
AR
SCC(%) 108.67 126.67 105.44 124.14
AR 2.22 27.75 1.71 21.38 3.03 37.88 1.99 24.88
n = 8 SCC 1.81 22.62 1.01 12.62 2.64 33.00 1.18 14.75
AR
SCC(%) 122.65 169.31 114.77 168.64
AR 2.29 22.90 1.68 16.80 3.27 32.70 2.12 21.20
n = 10 SCC 1.60 16.00 1.00 10.00 2.54 25.40 1.16 11.60
AR
SCC(%) 143.12 168.00 128.74 182.76
AR 2.55 21.25 2.12 17.67 3.34 27.83 2.53 21.08
n = 12 SCC 1.41 11.75 1.00 8.33 2.22 18.50 1.08 9.00
AR
SCC(%) 180.85 212.00 150.45 234.26
AR 2.73 18.20 2.08 13.87 3.60 24.00 2.85 19.00
n = 15 SCC 1.16 7.73 1.00 6.67 2.04 13.60 1.03 6.87
AR
SCC(%) 235.34 208.00 176.47 276.70
AR 2.93 17.24 2.29 13.47 3.60 21.18 2.98 17.53
n = 17 SCC 1.11 6.53 1.00 5.88 1.67 9.82 1.03 6.06
AR
SCC(%) 263.96 229.00 215.57 289.32
AR 3.26 16.30 2.62 13.10 3.83 19.15 3.13 15.65
n = 20 SCC 1.07 5.35 1.00 5.00 1.43 7.15 1.02 5.10
AR
SCC(%) 304.67 262.00 267.83 306.86
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Table 4.2: The result of AR allocation with 100 iterations for |D| = 3 and |D| = 4.
|D| = 4 |D| = 5
M = 1 M = 2 M = 1 M = 2
AR 3.00 60.00 2.31 46.20 3.41 68.20 2.59 51.80
n = 5 SCC 2.99 59.80 1.93 38.60 3.39 67.80 2.32 46.40
AR
SCC(%) 100.33 119.69 100.59 111.64
AR 3.79 47.38 2.56 32.00 4.29 53.62 2.94 36.75
n = 8 SCC 3.56 44.50 1.66 20.75 4.15 51.88 2.12 26.50
AR
SCC(%) 106.46 154.22 103.37 138.68
AR 3.92 39.20 2.67 26.70 4.51 45.10 3.11 31.10
n = 10 SCC 3.42 34.20 1.59 15.90 4.16 41.60 1.82 18.20
AR
SCC(%) 114.62 167.92 108.41 170.88
AR 4.04 33.67 2.88 24.00 4.75 39.58 3.36 28.00
n = 12 SCC 3.21 26.75 1.29 10.75 4.09 34.08 1.64 13.67
AR
SCC(%) 125.86 223.26 116.14 204.88
AR 4.23 28.20 3.19 21.27 5.19 34.60 3.49 23.27
n = 15 SCC 2.87 19.13 1.20 8.00 3.80 25.33 1.48 9.87
AR
SCC(%) 147.39 265.83 136.58 235.81
AR 4.28 25.18 3.32 19.53 5.15 30.29 3.65 21.47
n = 17 SCC 2.59 15.24 1.10 6.47 3.80 22.35 1.37 8.06
AR
SCC(%) 165.25 301.82 135.53 266.42
AR 4.56 22.80 3.48 17.40 5.49 27.45 3.76 18.80
n = 20 SCC 2.24 11.20 1.06 5.30 3.33 16.65 1.25 6.25
AR
SCC(%) 203.57 328.30 164.86 300.80
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4.4 Experimental Results
We experiment our heuristics with different scenarios. We repeat each experiment 100
times. Tables 4.1 and 4.2 show the experimental results. The first column shows the length
of an array reference sequence. The second column is the results of |D| = 2. D is a
maximum offset difference. When |D| = 2, the array reference offset, ci is between -2 and
2. The first and second sub-columns of the second column are the results of M = 1 and
M = 2. M is a maximum modify range. Each row shows the results of the number of
ARs, of a lower bound, and the percentage ratio of the number of ARs to the number of
SCCs. When n = 5, |D| = 2,and M = 1, the results show that 2.13 ARs are needed and
a lower bound is 1.96. The percentage ratio of ARs to SCCs is 108.67%. This ratio shows
that the number of ARs is very close to a lower bound. The percentage ratio of the number
of ARs to the length of an array reference sequence is 42.6%, and the percentage ratio of
the number of SCCs to the length of array reference sequence is 39.2%. When a maximum
modify range is 2, the extended graph becomes more dense than when a modify range is 1.
The numbers of ARs and SCCs are 1.52 and 1.2 respectively, which are better results. The
percentage ratio of ARs to SCCs is 126.67% , which is worse than 108.67%.
A larger modify range introduces more forward edges and also more back edges. More
forward edges contribute to the better result of ARs, and more back edges contribute to
the better result of SCCs. When an array reference sequence becomes longer, more ARs
are needed. When n = 20, |D| = 2, and M = 1, 3.26 ARs are needed. However, the
percentage ratio of AR to the length of an array reference sequence drops from 42.6% to
16.3%. As an array reference sequence becomes longer, the number of potential forward
edges grows geometrically because when the length of an array reference sequence is n,
the extended graph may have
∑n−1
i=1 i =
n(n−1)
2
forward edges maximally. Also the number
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of potential back edges is as same. When n becomes larger, our lower bound of SCCs tends
to be too optimistic. For example, when n = 20, |D| = 2, and M = 1, there are only 1.07
SCCs in an extended graph. We think it is because newly introduced back edges constitute
a larger cycles, which deteriorates the closeness of our lower bound.
We repeat our experiment with several maximum offset differences, |D| = 3, 4, 5. In
each case, the same trends we mentioned so far are observed. When |D| becomes larger,
the experimental results become worse as expected. For example, when n = 5, |D| = 3,
and M = 1, 2.52 ARs are needed, and a lower bound is 2.39. Both of them are worse
results than when |D| = 2.
4.5 Chapter Summary
We have developed an algorithm that can eliminate the explicit use of address register
instructions in a loop. By introducing a compatible graph, our algorithm tries to find the
most beneficial partitions at the moment. In addition, we developed an algorithm to find a
lower bound on the number of ARs by finding the strong connected components (SCCs) of
an extended graph.
We implicitly assume that unlimited number of ARs are available in the AGU. However,
usually it is not the case in real embedded systems in which only limited number of ARs are
available. Our algorithm tries to find partitions of array references in such a way that ARs
cover as many array references as possible, which leads to minimization of the number
of ARs needed. With the limited number of ARs, when the number of ARs needed to
eliminate the explicit use of AR instructions is larger than the number of ARs available
in the AGU, it is not possible to eliminate AR instructions in a loop. In that case, some
partitions of array references should be merged in a way that the merger should minimize
the number of explicit use of AR instructions. Our future works will be finding a model that
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can capture the effects of merging partitions on the explicit use of AR instructions. Based
on that model, we will find efficient solution of AR allocation with the limited number of
ARs.
When an array reference sequence becomes longer, and then the corresponding ex-
tended graph becomes denser, our lower bound on ARs with SCCs tended to be too opti-
mistic. To prevent the lower bound from being too optimistic, we need to drop some back
edges from the extended graph. In that case, it will be an important issue to determine
which back edges should be dropped, which will be a focus of our future work.
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CHAPTER 5
REDUCING MEMORY REQUIREMENTS VIA STORAGE REUSE
Each algorithm has its own data dependence relations. Data dependences impose fun-
damental ordering constraints on a program that implements the algorithm. Our target
application domain - embedded processing - has some features that distinguish it from gen-
eral application domain. Some simple operations will be applied to massive amount of
data in repeated manner. Those computational patterns are usually time-invariant (static).
Those kinds of static computation patterns can be easily implemented in a loop. Espe-
cially regarding with huge amount of repeated computations on a massive amount of data
in a special purpose processing domain, a loop is very useful program structure. Iteration
Space Dependence Graph (ISDG) [82] is a useful representation to capture dependences.
A vertex in an ISDG represents a computation in an iteration and an edge represents a
dependence from a source iteration to a destination iteration. A k nested loop is repre-
sented by k-dimensional ISDG. An instance of a computation in a loop is represented by
k-dimensional vector, in which ith vector element corresponds to ith innermost index value
in a loop.
Anti-dependence and output dependence can be eliminated by scalar-renaming and ar-
ray expansion [25, 9], but it requires extra memory for the expense. A scheduling deter-
mines which computation will be executed in which time step. A scheduling is to make
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ordering of computations, which imposes some computations to precede other computa-
tions. A schedule should not violate dependence relations. The integrity of an algorithm is
to be maintained by obeying its computational ordering constraints (dependence relations).
A legal schedule should satisfy dependence relations.
5.1 Interplay between Schedules and Memory Requirements
In this chapter, we assume that dependence relations are regular and static, and loop
transformations were already applied. So, we do not apply loop transformation techniques.
The legality condition of a schedule is defined by expressing its respect for dependence
relations of a given problem. Dependence relations impose a legality constraint on a sched-
ule. A schedule affects the amount of memory requirements of computations in a loop.
We may infer that dependence relations are closely linked with memory requirements
through a schedule. Figure 5.1 shows a simple ISDG, in which there are two dependence,(
1
0
)
,
(
0
1
)
. When we use a schedule Π2 =
(
1
0
)
in this example, all the computa-
tions in j axis will be executed in the same time step. However, in this case a computation
in (0, 1) iteration depends on the result produced by a computation in (0, 0). So, scheduling
(0, 1) and (0, 0) into the same time step violates this dependence. With the very same rea-
son, a schedule Π3 =
(
0
1
)
is not valid, either. Π1 =
(
1
1
)
obeys both of dependences.
Π1 is a legal schedule. There might be more than one legal schedules. In that case, it is
a very important issue to find the best schedule. We will formally define the legality con-
dition of a schedule and its optimality from the perspectives of the memory requirements,
of completion time and also from the perspective of combination of memory requirements
and completion time.
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(1,1)
i
j
(0,0) (0,1)
(1,0)
Π1 =
(
1
1
)
Π2 =
(
1
0
)
Π3 =
(
0
1
)
Π2
Π1
Π3
Figure 5.1: A simple ISDG example.
Figure 5.2 shows inter-relationships between memory requirements and a schedule.
There is one dependence
(
1
0
)
. Let |Ni| and |Nj| be the size of i-axis and j-axis respec-
tively. Under a schedule
(
1
0
)
, |Nj| memory locations are needed. It takes O(|Ni|) time
to complete computations. With a schedule
(
1
|Ni|
)
, one memory location is needed, and
O(|Ni||Nj|) time is required. A schedule
( |Nj|
1
)
requires |Nj| memory locations and
O(|Ni||Nj|) time.
There are some interesting observations on the relations among a dependence, a sched-
ule, and memory requirements in this example. To make the observation clear, let us as-
sume that |Ni| and |Nj| be same or their difference be a constant (|Ni| ≈ |Nj|). There
are |Ni||Nj| computations in this ISDG. The schedules
(
1
|Ni|
)
and
( |Nj|
1
)
are se-
quential. So, their completion time is same as O(|Ni||Nj|). The interesting thing is that
their memory requirements are dramatically different. The difference comes from a de-
pendence vector
(
1
0
)
. A sequential schedule Π2 makes ordering of computations along
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Schedule Memory Time
(1,1)
(0,0) (0,1)
(1,0)
j
i
Π1 =
(
1
0
)
Π2 =
(
1
Ni
)
Π3 =
(
Nj
1
)
|Nj|
|1|
|Nj|
|Ni|
|Ni||Nj|
|Ni||Nj|
Π1
Π2
Π3
Figure 5.2: Memory requirements and completion time with different schedules.
a dependence vector
(
1
0
)
. However, another sequential schedule Π3 does not follow a
dependence vector.
Definition 5.1 When a memory location used in one iteration c1 is reusable by another
iteration c2 without affecting other computations that depend on the value in an iteration
c1, a difference vector (c2 − c1) is called a storage vector or an occupancy vector.
Definition 5.2 When all the iterations along a storage vector can share a same memory
location under a schedule, it is said that the storage vector is respected by the schedule or
that the schedule respects the storage vector.
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In Figure 5.2, a dependence vector
(
1
0
)
is a storage vector because computations
along the dependence vector can share memory location. We already know that a sched-
ule affects memory requirements. Now, in Figure 5.2, we observe that the inter-relation
between a schedule and a storage vector also affects the amount of memory requirements.
As we can see in Figure 5.2, whether or not a storage vector is taken as advantage to share
memory depends on inter-relations between a schedule and a storage vector. Obviously,
when a schedule takes advantage of a storage vector, computations along the storage vector
share memory locations, which will lead to reduce memory requirements.
Definition 5.3 When a storage vector is respected by any legal schedules, it is called a
universal storage vector or a universal occupancy vector (UOV).
Dependence Relations
A schedule
Completion Time
Memory Requirements
A Universal Occupancy Vector
A Storage Vector
Legality Constraints
Figure 5.3: Inter-relations.
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Figure 5.3 summarizes the inter-relations among dependence relations, a schedule,
memory requirements, and completion time. The arrows in Figure 5.3 describe the inter-
relations among corresponding factors. For example, legality constraints between depen-
dence relations and a schedule explain that dependence relations enforce legal conditions
on a schedule, and that a legal schedule should satisfy the legal condition of dependence
relations. A schedule affects the amount of memory requirements. The effects of a sched-
ule on the memory can be described by the inter-relations between a schedule and a storage
vector. By the definition of a UOV, a UOV describes the direct inter-relations between
dependences and memory requirements. For a UOV, any specific legal schedule is a don’t-
care condition. From the dependence vectors, a UOV would be found directly. A UOV
sets an upper bound on the memory requirements. From this direct inter-relations, we can
infer that applying some loop transformation techniques and then changing dependences
may have an impact on memory requirements. However, in this chapter, we will not con-
sider loop transformations. Strout [74] shows that determining if a vector is a UOV is a
NP-complete problem. We need to define optimality of a schedule from the perspective of
inter-relations among those factors as shown in Figure 5.3.
Definition 5.4 A schedule that has the shortest completion time for a given problem is
called a time-optimal schedule. When a schedule requires minimum amount of memory for
a given problem, it is called a space-optimal schedule or memory-optimal schedule.
As we can see in Figure 5.2, Π2 =
(
1
Ni
)
and Π3 =
(
Nj
1
)
are not time-optimal
because Π1 =
(
1
0
)
has a shorter completion time O(|Ni|). However, Π2 =
(
1
Ni
)
is memory-optimal because it requires only one memory location. Π3 =
(
Nj
1
)
is not
memory-optimal. The problem of schedules Π2 and Π3 is their completion time, which is
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O(|Ni|2) - we assume that |Ni| ≈ |Nj|. Π1 =
(
1
0
)
is not memory-optimal, but it has a
shorter completion time O(|Ni|). The length of the longest path in ISDG of Figure 5.2 is
|Ni|. So, Π1 is time-optimal.
The schedule of a loop in general and in particular in an embedded processing domain
should be evaluated not only by its time but also by its memory requirements because
embedded systems should operate in a real-time and its real-time performance should not
be achieved at the expense of space. We will design two objective functions to evaluate
a schedule from the perspective of both of time and space. In order to do that, we will
include a storage vector into our objective function. In Figure 5.2 and 5.3, We justified the
inclusion of a storage vector into our objective functions.
5.2 Legality Conditions and Objective Functions
Let D be a dependency matrix in which each column represents a dependency vector.
A legal schedule, ~pi should satisfy all dependency relations between computations.
~pi~di ≥ 1, ∀i (5.1)
~piD ≥ 1 (5.2)
From Equation 5.1, we can characterize the region of feasible linear schedules for a
given problem. By the definition of a storage vector, the delay of a storage vector is larger
than or equal to the maximum delay of dependency vectors.
~pi~s ≥ ~piD (5.3)
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When we choose a schedule and a storage vector, two objective functions will be used.
The first objective function is
F1 = min(max∀i
~pi~di).
If we can minimize the maximum delay of dependency vectors, it may be helpful to com-
plete a problem in a shorter time. The second objective function is
F2 = min(|~pi~s−max∀i ~pi
~di|).
When the delay of a storage vector is closer to the maximum delay of dependencies, mem-
ory will be reused more frequently and then less memory requirement will be guaranteed.
For example, in Figure 5.2, according to our objective function F1, schedules Π1 and Π2
have maximum delay 1 for a dependency vector
(
1
0
)
, and a schedule Π3 has a delay
|Nj|. Obviously, our objective function F1 prefers Π1 and Π2 to Π3. Based on an objec-
tive function F2,
(
1
0
)
will be a storage vector because it satisfies Equation 5.3, and has
minimum value 0 for F2.
5.3 Regions of Feasible Schedules and of Storage Vectors
Let D1 =
(
1
0
1
−1
1
2
)
be a dependency matrix. From the legality condition of a
schedule, we can find the region of legal schedules. Let ΠD1 be a region of legal schedules
for D1. From the Equation 5.1, ~pi = (pi1, pi2) should satisfy all the dependencies.
(pi1, pi2)
(
1
0
1
−1
1
2
)
≥ 1
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Then, we have three inequalities.
pi1 ≥ 1
pi1 − pi2 ≥ 1
pi1 + 2pi2 ≥ 1
−1
1
0 1
pi2
pi1
pi1 − pi2 = 1
pi1 + 2pi2 = 1
pi1 = 1
(
1
1
)
(
2−1
)
Figure 5.4: The region of feasible schedules, ΠD1 .
Figure 5.4 shows the region of legal schedules bounded by those three inequalities.
This region is characterized by one corner and two extreme vectors [65]. In this example,
a corner is in (1, 0), and two extreme vectors are
(
1
1
)
and
(
2
−1
)
. All the legal linear
schedules for D1 can be expressed by
(
pi1
pi2
)
=
(
1
0
)
+ α
(
1
1
)
+ β
(
2
−1
)
, α ≥
0, β ≥ 0, α, β ∈ R, pi1, pi2 ∈ Z. In general, all the legal linear schedules can be expressed
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by a following equation.
(
pi1
pi2
)
= ~c+ α~e1 + β ~e2, α, β ≥ 0, α, β ∈ R, pi1, pi2 ∈ Z (5.4)
, where c is a corner and e1 and e2 are extreme vectors. From the region of feasible sched-
ules, we can characterize a region of storage vectors for D1 by a legality condition of
a storage vector in Equation 5.3 with above two extreme vectors and the corner. From
Equation 5.3 with two extreme vectors,
(
1
1
)
,
(
2
−1
)
, and a corner
(
1
0
)
, we have
following inequalities.
(1, 1)
(
s1
s2
)
≥ (1, 1)
(
1
0
1
−1
1
2
)
(2,−1)
(
s1
s2
)
≥ (2,−1)
(
1
0
1
−1
1
2
)
(1, 0)
(
s1
s2
)
≥ (1, 0)
(
1
0
1
−1
1
2
)
Then,
s1 + s2 ≥ max(1, 0, 3) (5.5)
2s1 − s2 ≥ max(2, 3, 0) (5.6)
s1 ≥ max(1, 1, 1). (5.7)
Figure 5.5 shows the region of storage vectors. In this example ~s = (2, 1) is on both
of the boundary lines defined by inequalities in 5.5, and 5.6. When we use ~s = (2, 1) in
Equation 5.3, we can find feasible schedules for a storage vector, ~s = (2, 1).
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−3
1 2
2
−1
−2
3
s2 2s1 − s2 = 3
s1
s1 + s2 = 3
(2, 1)
(3, 0)
(3, 3)
s1 = 1
Figure 5.5: A region of storage vectors for D1.
(pi1, pi2)
(
2
1
)
≥ (pi1, pi2)
(
1
0
1
−1
1
2
)
2pi1 + pi2 ≥ pi1
≥ pi1 − pi2
≥ pi1 + 2pi2
⇒ pi1 + pi2 ≥ 0
pi1 + 2pi2 ≥ 0
pi1 − pi2 ≥ 0
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Then, the region of legal schedules for ~s = (2, 1) is bounded by two extreme vectors,(
1
1
)
and
(
2
−1
)
as shown in Figure 5.6.
1
2
−1
−2
1 2
pi2 pi1 − pi2 = 0
pi1
pi1 + 2pi2 = 0
pi1 + pi2 = 0
(
1
1
)
(
2−1
)
Figure 5.6: The region of legal schedules, Π(2,1) with ~s = (2, 1).
Let Π~s be a region of legal schedules under a storage vector, ~s. In this example, Π(2,1)
has same extreme vectors as ΠD1 , which means that Π(2,1) and ΠD1 are exactly of the same
shape. We will explain the meaning of the same shape of two regions from the perspective
of an optimality of a storage vector.
5.4 Optimality of a Storage Vector
Definition 5.5 In a two-dimensional iteration space, when two regions with different cor-
ners are bounded by same set of extreme vectors, it is said that the two regions have the
same shape.
When two different regions are of the same shape, it is possible to overlap exactly one
region onto another by translation.
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Definition 5.6 When a storage vector ~s for a given problem D has its corresponding fea-
sible schedule region Π~s that has a same shape as the region of feasible schedules ΠD for
D, it is said that a storage vector ~s is optimal for D.
In order to investigate the optimality of a storage vector, it is necessary to examine the
relationship between various storage vectors and their corresponding Π~s. In Figure 5.5,
~s1 = (3, 0) is on the line of s1 + s2 = 3 which comes from an extreme vector,
(
1
1
)
of
ΠD1 , and below the line of 2s1 − s2 = 3 which comes from an extreme vector,
(
2
−1
)
of ΠD1 . From the storage legality condition of Equation 5.3 with ~s1 = (3, 0), we can find
Π(3,0) as shown in Figure 5.7.
(pi1, pi2)
(
3
0
)
≥ (pi1, pi2)
(
1
0
1
−1
1
2
)
3pi1 ≥ pi1
≥ pi1 − pi2
≥ pi1 + 2pi2
⇒ pi1 ≥ 0
2pi1 + pi2 ≥ 0
2pi1 − 2pi2 ≥ 0
Extreme vectors of Π(3,0) is
{(
1
1
)
,
(
1
−2
)}
. Π(3,0) encloses ΠD1 . With ~s2 =
(3, 3) that is on the line of 2s1− s2 = 3 and above the line of s1+ s2 = 3. In a similar way,
we can find
{( −1
2
)
,
(
2
−1
)}
extreme vectors of Π(3,3). Π(3,3) also encloses ΠD1 . A
vector
(
2
0
)
is out of the region of storage vectors for D1. When we choose
(
2
0
)
as a
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1 2
1
2
pi2
pi1
2pi1 + pi2 = 0
2pi1 − 2pi2 = 0
(
1
1
)
(
1−2
)
Figure 5.7: The region of legal schedules,Π(3,0) with ~s1 = (3, 0).
storage vector, the feasible region of its corresponding schedules is bounded by two extreme
vectors
{(
2
1
)
,
(
1
−1
)}
. Figure 5.8 shows all the regions of schedules with different
storage vectors. Both of ~s1 = (3, 0) and ~s2 = (3, 3) are legal storage vectors because
their corresponding schedules, Π(3,0) and Π(3,3) enclose all the feasible linear schedules,
ΠD1 , but obviously, ~s = (2, 1) is better than ~s1 = (3, 0) and ~s2 = (3, 3). Π(3,0) and Π(3,3)
contain non-feasible schedules for a dependency matrix D1, which means ~s1 = (3, 0), and
~s2 = (3, 3) are unnecessarily large in order for the corresponding schedules Π ~s1 and Π ~s2 to
contain those non-feasible schedules. As you can see the shaded region in Figure 5.8, Π(2,0)
does not enclose ΠD1 , which means that when we choose
(
2
0
)
as a storage vector, some
feasible schedules can not satisfy the storage legality condition of Equation 5.3. However,
it does not mean that there is no feasible schedules at all to satisfy Equation5.3. For a partial
region of ΠD1 ,
(
2
0
)
can be a storage vector if we allow the existence of some feasible
schedules that does not satisfy Equation 5.3. We will explore a partial region of feasible
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2
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Figure 5.8: The regions of schedules with different storage vectors.
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schedules to find a pair of a schedule and a storage vector that is favored by our objective
function F2. With a legality condition of a schedule and an objective function F1, a corner
(1, 0) will be a good candidate for a schedule, because from the Equation 5.4 the delay of
each dependence vector in D1 are
(1 + α+ 2β, α− β)
(
1
0
1
−1
1
2
)
= (1 + α+ 2β, 1 + 3β, 1 + 3α).
When α = β = 0, the maximum delay is 1. It means a schedule (1, 0) is optimal for F1.
Let us consider (1, 0) as a schedule. From the perspective of our objective function F2,
~s = (2, 1) is a preferred storage vector under the schedule ~pi = (1, 0) because
∣∣∣∣(1, 0)( 21
)
−max(1, 1, 1)
∣∣∣∣ = 1∣∣∣∣(1, 0)( 30
)
−max(1, 1, 1)
∣∣∣∣ = 2∣∣∣∣(1, 0)( 33
)
−max(1, 1, 1)
∣∣∣∣ = 2.
From the observation of the above three specific feasible storage vectors and one partially
feasible storage vector, we can conclude that if a corner of a region of a storage vector
happens to be in integer lattice, the corner is always a preferred storage vector. If it is not
the case, the nearest integer lattice might be preferred.
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5.5 A More General Example
Let D2 =
(
1
0
1
−1
2
1
)
. From the legality condition of a schedule of Equation 5.1,
we have following inequalities.
~piD2 ≥ 1
pi1 ≥ 1
pi1 − pi2 ≥ 1
2pi1 + pi2 ≥ 1.
1
(1,0)
−1 (1,−1)
2
3
pi2
pi1
pi1 − pi2 = 1pi1 = 1
2pi1 + pi2 = 1
(
1
1
)
(
1−2
)
Figure 5.9: The region of feasible schedules, ΠD2 for D2.
Figure 5.9 shows the region of feasible schedules, ΠD2 . ΠD2 is characterized by two
corners (1, 0), (1,−1) and two extreme vectors,
{(
1
1
)
,
(
1
−2
)}
. ΠD2 consists of two
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subregions,ΠD2(1, 0),ΠD2(1,−1) which are not necessarily disjoint. Figure 5.10 shows
those two subregions. ΠD2(1, 0) is a subregion whose corner is (1, 0), and ΠD2(1,−1)
(1,−1)
(1,0)
(
1
1
)
(
1
1
)
(
1−2
)
(
1−2
)
Figure 5.10: Two subregions of ΠD2 .
is a subregion whose corner is (1,−1). Both of them are bounded by the same extreme
vectors. ΠD2(1, 0) is to be characterized by three vectors,
{[
1
0
]
,
(
1
1
)
,
(
1
−2
)}
, and
ΠD2(1,−1) by
{[
1
−1
]
,
(
1
1
)
,
(
1
−2
)}
. The first element is a corner, and the last
two are extreme vectors. From the legality condition of a storage vector, we can find the
region of storage vectors for each subregion of feasible ΠD2 . In this example, ΠD2(1, 0) and
ΠD2(1,−1) have same region of storage vectors. Figure 5.11 shows the region of storage
vectors.
From Equation 5.3 with two extreme vectors,
(1, 1)
(
s1
s2
)
≥ (1, 1)
(
1
0
1
−1
2
1
)
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(1,−2)
(
s1
s2
)
≥ (1,−2)
(
1
0
1
−1
2
1
)
s1 + s2 ≥ max(1, 0, 3)
s1 − 2s2 ≥ max(1, 3, 0)
⇒ s1 + s2 ≥ 3
s1 − 2s2 ≥ 3.
With a corner (1, 0) for ΠD2(1, 0),
(1, 0)
(
s1
s2
)
≥ (1, 0)
(
1
0
1
−1
2
1
)
s1 ≥ max(1, 1, 2)
⇒ s1 ≥ 2.
With a corner (1,−1) for ΠD2(1,−1),
(1,−1)
(
s1
s2
)
≥ (1,−1)
(
1
0
1
−1
2
1
)
s1 − s2 ≥ max(1, 2, 1)
⇒ s1 − s2 ≥ 2.
~s1 = (3, 0) is on the both lines of s1 − 2s2 = 3 from an extreme vector
(
1
−2
)
,
and s1 + s2 = 3 from an extreme vector
(
1
1
)
. So Π(3,0) is of the same shape as ΠD2 ,
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3
1 2
−2
−1
(4,0)(3,0)
(5,1)
(4,−1)
s1 = 2
(
1−1
)
(
2
1
)
s1 − 2s2 = 3
s1 − s2 = 2
s1 + s2 = 3
s2
s1
Figure 5.11: Storage vectors for D2.
which means that ~s1 = (3, 0) is just as large as it is supposed to be in order to enclose ΠD2 .
In that sense, ~s1 = (3, 0) is an optimal storage vector for D2. Corners of ΠD2 are good
candidates for a objective function F1. A schedule ~pi1 = (1, 0) has a maximum delay 2 for
a dependency vector
(
2
1
)
, and a schedule ~pi2 = (1,−1) has also a maximum delay 2 for
a dependency vector
(
1
−1
)
. With an optimal storage vector ~s1 = (3, 0), we can evaluate
a pair (~pi,~s) of a schedule and a storage vector based on objective function F2. For the pair((
1
0
)
,
(
3
0
))
, ∣∣∣∣(1, 0)( 30
)
− 2
∣∣∣∣ = 1.
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For the pair
((
1
−1
)
,
(
3
0
))
,
∣∣∣∣(1,−1)( 30
)
− 2
∣∣∣∣ = 1.
Definition 5.7 When a storage vector ~s is not optimal for a given problem D, if there exist
some feasible schedules ~pi in ΠD such that those schedules satisfy a legality condition of a
storage vector ~s and a pair (~pi,~s) has a value 0 for F2, the pair (~pi,~s) is called specifically
optimal for F2.
When the delay of a storage vector is same as the maximum delay of dependency vec-
tors under a certain schedule ~pi i.e.,(~pi~s = max∀i ~pi~di), we may think that under that sched-
ule a storage vector ~s is specifically optimal for that schedule ~pi because by the definition
of a storage vector the delay of storage vector can not be shorter than the maximum delay
of dependency vectors. In the above example, F2 has a value 1, which means that ( ~pi1, ~s1)
and ( ~pi2, ~s1) are not specifically optimal from the perspective of F2.
Up to this point, for a given problem we can find the region of feasible schedules, Π ,
and characterize the region of corresponding storage vectors with (a) corner(s) and extreme
vectors of Π . We can evaluate a pair of a schedule and a storage vector by objective F2.
We may have a question at this point like ”Is it possible to find specifically optimal pairs?”.
In order to find an answer to this question, we try to generate several possible pairs. We
can partition the region of feasible schedules, Π into several subregions. Figure 5.12 shows
those subregions.
Obviously, all subregions of ΠD2 are feasible schedules for D2. By picking up two
internal vectors arbitrarily, we can generate feasible subregions. Let
(
1
0
)
,
(
1
−1
)
be
two extreme vectors for a subregion. We can find the region of storage vectors for this
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(1,0) (1,−1)
(
1
1
)
(
1−2
)
(
1−1
)
(
1
0
)
(
1
1
)
(
1−2
)
(
1−1
)
(
1
0
)
R1
R3 R4
R2
Figure 5.12: Partitions of each subregions of ΠD2 .
scheduling subregion. From the legality condition of a storage vector,
(1, 0)
(
s1
s2
)
≥ (1, 0)
(
1
0
1
−1
2
1
)
s1 ≥ max(1, 1, 2)
(1,−1)
(
s1
s2
)
≥ (1,−1)
(
1
0
1
−1
2
1
)
s1 − s2 ≥ max(1, 2, 1).
Coincidentally, two corners of ΠD2 are same as extreme vectors in this example. Fig-
ure 5.13 shows the region of storage vectors. ~s3 = (2, 0) is a corner of the region of
storage vectors. For the two subregions, R1 =
{[
1
0
]
,
(
1
0
)
,
(
1
−1
)}
, and R2 ={[
1
−1
]
,
(
1
0
)
,
(
1
−1
)}
, ~s3 = (2, 0) is an optimal storage vector for R1 and R2 be-
cause Π ~s3 is bounded by extreme vectors
(
1
0
)
and
(
1
−1
)
, which means that Π ~s3 is of
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12
3
1
−2
−1
(2,0)
s1 = 2
s1 − s2 = 2
s2
s1
Figure 5.13: Storage vectors for the region of schedules bounded by (1, 0), (1,−1).
the same shape of the two subregions R1 and R2. However, ~s3 = (2, 0) is not an optimal
storage vector for ΠD2 as we can see in Figure 5.11, in which (2, 0) is out of the region of
storage vectors for D2. Corners (1, 0) and (1,−1) are good candidate schedules for F1. We
can evaluate the pair
{(
1
0
)
,
(
2
0
)}
,
{(
1
−1
)
,
(
2
0
)}
with F2.
∣∣∣∣(1, 0)( 20
)
−max
(
(1, 0)
(
1
0
1
−1
2
1
))∣∣∣∣ = 0∣∣∣∣(1,−1)( 20
)
−max
(
(1,−1)
(
1
0
1
−1
2
1
))∣∣∣∣ = 0.
The pairs
((
1
0
)
,
(
2
0
))
and
((
1
−1
)
,
(
2
0
))
are specifically optimal for R1 and
R2 respectively. Let
(
1
−1
)
and
(
1
−2
)
be two extreme vectors of another subregion
R3 and R4. Then, the region of corresponding storage vectors is shown in Figure 5.14.
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(3, 0) and (2,−1) are two integer points close to a corner (2,−1/2). We already know that
−1
−2
1
(2,−1)
(2,−1/2)
(3,0)
s1 = 2 s1 − s2 = 2
s1 − 2s2 = 3
s1
s2
Figure 5.14: Storage vectors for the region of schedules bounded by (1,−1), (1,−2).
a storage vector (3, 0) can not specifically optimal. In the case of ~s4 = (2,−1), the pair((
1
0
)
,
(
2
−1
))
is specifically optimal with F2 but the pair
((
1
−1
)
,
(
2
−1
))
is not. From arbitrarily chosen four subregions R1, R2, R3, R4, we have found 3 three
specifically optimal pairs. Figure 5.15 summarizes our approach to find the pairs.
5.6 Finding a Schedule for a Given Storage Vector
When a candidate storage vector ~s is given, we can determine whether the given vector
~s is valid or not. If a given vector ~s is valid, we could find the best schedule for the vector
~s. Let us take D2 of the previous section be a given dependence matrix. For D2, we could
ask a question like ”Is ~s = (1, 0) valid?”. In order to answer this question, we need to find
a feasible scheduling region, Π~s for ~s.
There might be three possibilities; The regions of Π~s and ΠD2 are disjoint, partially
overlapped or exactly overlapped from the perspective of extreme vectors that define each
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Procedure Find Main(D)
D : a dependence matrix
{
Find a region ΠD of feasible schedules from the legality condition of a schedule;
return Find Pair(ΠD)
}
Procedure Find Pair(Π)
Π : a region of feasible schedules
{
Find a region S of storage vectors from the legality condition of a storage vector
with (a) corner(s) and extreme vectors of Π;
Find a corner of S do
if it is not in integer point
find nearest integer point(s);
endif
enddo
Choose (a) corner(s) of Π as a schedule;
Choose (a) corner(s) of S as a storage vector;
if a pair (~pi,~s) has 0 for F2
return (~pi,~s);
else if Π is divisible into subregions
divide Π into subregions;
for each subregion R ∈ Π do
Find Pair(R);
enddo
else
return
endif
if there is no pair with 0 for F2
choose the pair with the smallest value for F2;
endif
return the best pair found;
}
Figure 5.15: Our approach to find specifically optimal pairs.
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region of Π~s and ΠD2 . From the legality condition of a storage vector with ~s5 = (1, 0),
we can find Π~s in a similar way of the previous section. Figure 5.16 shows the region
of corresponding schedule for ~s5 = (1, 0). When we position the corner of Π(1,0) at the
( −1
1
)
( −1
0
)
Figure 5.16: Π(1,0).
same corner of ΠD2 , they are disjoint, which means that when ~s5 = (1, 0) is selected for a
storage vector for a dependency matrix D2, there is no feasible schedules exist for a given
problem D2. When ~s3 = (2, 0) is given, we can tell Π(2,0), which was already computed in
the previous section, is partially overlapped with ΠD2 . In this case, ~s3 = (2, 0) is a valid
storage vector only for schedules in Π(2,0). Figure 5.17 shows Π(2,0). For all the schedules
(
1
0
)
(
1−1
)
Figure 5.17: Π(2,0).
106
that belong to Π(2,0), ~s3 = (2, 0) is valid, but for the other schedules, except (a) corner(s),
that belong to ΠD2 but do not belong to Π(2,0), ~s3 = (2, 0) is not valid.
5.7 Finding a Storage Vector from Dependence Vectors
From the legality condition for a storage vector, we can directly find a legal storage
vector for any legal linear schedule for a set of dependence vectors. We limit the discussion
here to two-level nested loops. Note that these results hold true for any n-level nested loop
in which there is a subset of n dependence vectors which are extreme vectors. This is
always the case for n = 2.
For the rest of this discussion, we assume a two-level nested loop. Let the dependence
matrix D be (~d1, ~d2, · · · , ~dm). Let ~r1 and ~r2 be the two extreme vectors of the dependence
matrix D. All the dependence vectors in D can be specified as a non-negative linear com-
bination of the two extreme vectors ~r1, ~r2.
~di = αi~r1 + βi~r2, αi, βi ≥ 0, αi, βi ∈ R, 1 ≤ i ≤ m. (5.8)
Lemma 5.1 Let αmax = maxi αi and βmax = maxi βi. Let ~smax = dαmaxe~r1 + dβmaxe~r2.
Then, ~smax is a legal storage vector for any legal linear schedule ~pi.
(Proof) Let δ1 = ~pi~r1 and δ2 = ~pi~r2 for some schedule vector ~pi. From Equation 5.1,
δ1 ≥ 1 and δ2 ≥ 1. From the legality condition for a storage vector in Equation 5.3 and
Equation 5.8, we have
~pi~s ≥ ~pi~di, ∀i
= αiδ1 + βiδ2
≥ 1
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⇒ ~pi~smax = dαmaxeδ1 + dβmaxeδ2
≥ αiδ1 + βiδ2, ∀i.
So, ~smax is a valid storage vector for any schedule ~pi.
Examples Let us consider the dependence matrix D1 =
(
1
0
1
−1
1
2
)
as in Sec-
tion 5.3, the two extreme vectors are
(
1
−1
)
and
(
1
2
)
. All the dependence vectors can
be written as non-negative linear combination of the extreme vectors as follows.
(
1
−1
)
= 1
(
1
−1
)
+ 0
(
1
2
)
(
1
2
)
= 0
(
1
−1
)
+ 1
(
1
2
)
(
1
0
)
=
2
3
(
1
−1
)
+
1
3
(
1
2
)
.
So, dαmaxe = 1, dβmaxe = 1. Then,
~smax = 1
(
1
−1
)
+ 1
(
1
2
)
=
(
2
1
)
.
~smax =
(
2
1
)
is same as the corner of the region of feasible storage vectors that was found
in Section 5.3.
Consider a different dependence matrixD2 =
(
1
0
1
−1
2
1
)
as in Section 5.3;
(
1
−1
)
and
(
2
1
)
are the extreme vectors. We find dαmaxe = 1, dβmaxe = 1. The vector ~smax is
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(
3
0
)
= 1
(
1
−1
)
+ 1
(
2
1
)
. Again, ~smax =
(
3
0
)
is the same as the corner of the
region of feasible storage vectors for D2.
5.8 UOV Algorithm
Strout [74] shows that a difference vector ~v = (~c2 − ~c1) is a UOV if it is possible that
all of the value dependences have been traversed at least once to reach ~c2from ~c1. In order
to find a UOV, his algorithm keeps PATHSET in each iteration point while traversing
iteration space. PATHSET will contain dependence vectors that have been traversed
from a starting point to the current point. If PATHSET of an iteration point contain all
dependence vectors, the difference vector of the current point and a starting point is a UOV.
He uses priority queue hoping find a UOV quickly. In our algorithm, we do not use priority
queue and do not keep PATHSET in each iteration point. Instead, we expand an iteration
space from an arbitrary starting iteration point - for convenience of computing a UOV, an
origin ~0 is used in our algorithm. We call this iteration space a partially expanded ISDG
or a partial ISDG. Our algorithm expands an iteration space level by level from the starting
iteration point by adding dependence vectors.
Lemma 5.2 When |D| = k, if k immediate predecessors of ~c belong to a partial ISDG, ~c
is a UOV.
Proof: Given the manner in which we generate a partial ISDG, it follows that all the k
immediate predecessors ~c0, · · · ,~ck−1 are reachable from the starting point ~0, which means
that there are k different paths from ~0 to ~c ; P0 = ~0  ~c0 → ~c, P1 = ~0  ~c1 →
~c, · · · , Pk−1 = ~0  ~ck−1 → ~c. In each different path, at least one dependence vector is
guaranteed to be traversed. Each path Pi, 0 ≤ i < k guarantees a different dependence
vector (~c− ~ci) to be traversed. So, ~c is a UOV.
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l = 0
l = 1
l = 0
l = 1
l = 2
l = 0
l = 1
l = 2
l = 3
I = {(0, 0), (1, 0), (1,−1), (1, 2), (2,−2),
G3 = {(3,−3), (3,−2), (3,−1), (3, 0), (3, 1),
I = {(0, 0)}
G1 = {(1, 0), (1,−1), (1, 2)}
I = {(0, 0), (1, 0), (1,−1), (1, 2)}
G2 = {(2,−2), (2,−1), (2, 0), (2, 1), (2, 2), (2, 4)}
(2,−1), (2, 0), (2, 1), (2, 2), (2, 4)}
(3, 2), (3, 3), (3, 4), (3, 6)}
Figure 5.18: How to find a UOV.
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Figure 5.18 shows how our algorithm works. At level 0 there is only one iteration
point. The iteration points at level 1 can be generated by adding dependence vectors to
the iteration point at level 0. All the iteration points at level i will be generated by adding
dependence vectors to the points at level (i − 1). In this way, we generate a partial ISDG.
After expanding all the iteration points at the current level, we check if there is an iteration
point at the current level, all of whose k immediate predecessors belong to the partial ISDG.
If there is such an iteration point ~c, then (~c−~0) is a UOV.
5.9 Experimental Results
We experiment our UOV algorithm with several scenarios. We generate legal depen-
dence vectors, and then apply our UOV algorithm. We repeat our experiment 100 times in
each scenario. Tables 5.1 and 5.2 show the results. In Table 5.1, we compare the size of an
UOV that our algorithm found with the average size of dependence vectors. The average
size of dependence vectors is defined as follows. When a dependence matrix
D =

d11
d21
.
.
.
dn1
d12
d22
.
.
.
dn2
· · ·
· · ·
· · ·
· · ·
d1k
d2k
.
.
.
dnk
 ,
the average size of D is defined as
Pk
j=1
Pn
i=1 |dij |
k
.
The first column is the number of dependence vectors. The second column is the range
that each element of a dependence vector can take. For example, when the range is 3, the
elements of a dependence vector can have a value between -3 and 3. Columns 3 through
8 show the number of dimensions. We refer to the ratio of the the size of the UOV to the
average size of dependence vectors as simply the ratio. From the results in Table 5.1, it is
difficult to find some regularities that could give us useful interpretation. When the number
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Procedure Find UOV(D)
D : a dependence matrix
{
I← {(0, · · · , 0)}; flag← false; UOV ← {}; G← I /* Initialization */
while (flag == false) do
G
′← {};
for each g ∈ G do
for each d ∈ D do
e← g + d;
if (e /∈ G′)
G
′← G′ ∪ {e};
endif
enddo
enddo
G← G′;
for each g ∈ G do
uovflag← 0;
for each d ∈ D do
cand← g − d;
if (cand ∈ I)
uovflag← uovflag + 1;
endif
enddo
if (uovflag = |D|)
UOV ← UOV ∪ {g};
flag← true;
endif
enddo
if (!flag)
I← I ∪G;
endif
endwhile
return UOV;
}
Figure 5.19: A UOV algorithm.
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of dependence vectors is 6, the range is 5, and dimension is 4, the largest ratio is 3.37,
which means that the size of a UOV is 3.37 times the average size of dependence vectors.
The smallest ratio is 1.42 when the number of dependence vectors is 6, the range is 2, and
dimension is 2.
Table 5.2 shows the execution time taken in seconds to find UOVs. Because the size of
a partial ISDG grows exponentially with an increasing level, our UOV algorithm has an ex-
ponentially time complexity. We implemented our algorithm in Java on a sun workstation.
Table 5.2 shows that in dimensions greater than 3, the number of dependence vectors has
a huge impact on an execution time. For example, there is a big gap of an execution time
between 5 dependence vectors and 6 dependence vectors in dimension 4, 5, 6, and 7. When
the number of dependence vectors is 5, the range is 5, and a dimension is 4, the execution
time is 70.607 seconds. On the contrary, when the number of dependence vectors is 6, the
range is 2, and a dimension is 4, the execution time is 667.787 seconds. In a 5-dimensional
space, the corresponding execution times are 71.072 seconds and 1203.167 seconds. We
observe similar big gaps in higher dimensions in Table 5.2.
5.10 Chapter Summary
In this chapter, we have developed a framework for studying the trade-off between
a schedule and storage requirements. We developed methods to compute the region of
feasible schedules for a given storage vector. In previous work, Strout et al. [74] have
developed an algorithm for computing the universal occupancy vector which is the storage
vector that is legal for any schedule of the iterations. By this, Strout et al. [74] mean any
topological ordering of the nodes of an iteration space dependence graph (ISDG). Our work
is applicable to wavefront schedules of nested loops.
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Table 5.1: The result of UOV algorithm with 100 iterations. (Average Size).
# of range Dimension
Dep. 2 3 4 5 6 7
2 1.90 2.16 2.10 2.01 2.01 2.03
3 3 2.12 2.15 2.03 2.02 1.89 1.93
4 2.25 2.20 2.10 1.90 1.97 1.84
5 2.40 2.17 2.10 1.97 1.91 1.86
2 1.61 2.39 2.53 2.49 2.40 2.47
4 3 2.14 2.53 2.45 2.45 2.32 2.29
4 2.51 2.65 2.37 2.38 2.40 2.35
5 2.68 2.72 2.45 2.27 2.30 2.14
2 1.55 2.27 2.85 2.86 2.87 2.91
5 3 1.94 2.72 2.94 2.87 2.73 2.68
4 2.27 2.95 3.01 2.80 2.70 2.71
5 2.45 3.25 2.88 2.79 2.76 2.66
2 1.42 2.16 2.64 3.30 3.30 3.26
6 3 1.90 2.60 3.27 3.28 3.07 3.06
4 2.10 3.07 3.30 3.18 3.08 2.94
5 2.46 3.28 3.37 3.23 3.15 3.03
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Table 5.2: The result of UOV algorithm with 100 iterations. (Execution Time).
# of range Dimension
Dep. 2 3 4 5 6 7
2 0.308 0.372 0.345 0.371 0.409 0.380
3 3 0.326 0.371 0.356 0.374 0.414 0.382
4 0.352 0.378 0.354 0.371 0.408 0.379
5 0.359 0.372 0.356 0.364 0.409 0.375
2 0.857 3.952 4.368 4.515 5.145 4.595
4 3 2.403 4.656 4.461 4.491 5.132 4.574
4 3.071 4.759 4.468 4.491 5.143 5.198
5 3.677 4.806 4.454 4.484 5.132 4.540
2 1.396 25.248 62.671 70.914 80.424 81.244
5 3 4.868 58.247 70.336 71.107 79.410 71.623
4 8.312 65.135 70.269 71.139 79.998 71.154
5 15.685 72.915 70.607 71.072 80.550 80.250
2 2.352 65.966 667.787 1203.167 1282.335 1291.654
6 3 8.983 371.780 1081.227 1286.509 1288.086 1270.653
4 18.138 758.323 1250.806 1282.241 1281.018 1269.210
5 35.554 832.975 1270.128 1280.075 1280.769 1267.161
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CHAPTER 6
TILING FOR IMPROVING MEMORY PERFORMANCE
Tiling (or loop blocking) has been one of the most effective techniques for enhancing
locality is perfectly nested loops [15, 23, 80, 81, 40, 64, 65, 67, 68, 43]. Unimodular
loop transformations such as skewing are necessary in some cases to render tiling legal.
Irigoin and Triolet [40] developed a sufficient condition for tiling. It was conjectured by
Ramanujam and Sadayappan [64, 65, 67] that this sufficient condition becomes necessary
for “large enough” tiles, but no precise characterization is known.
A tile is an atomic unit in which all iteration points will be executed collectively before
the execution thread leaves the tile. Tiling changes the order in which iteration points are
executed [79, 81]. It does not eliminate or add any iteration point. So, the size of a tiled
space is same as the size of an original space. Even though several iteration points may be
mapped into the same tile, tiling is a one-to-one mapping.
A tile is specified by a set of vectors, which can be expressed by a tiling matrix B.
B = (~b1~b2 · · · ~bn), ~si = (b1i, b2i, · · · , bni)T , 1 ≤ i ≤ n
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An iteration point ~c = (i1, i2, · · · , in)T in n-dimension space is mapped to the correspond-
ing point ~c′ in 2n-dimension tiled space.
B :

i1
i2
.
.
.
in
 tiled−→

i′1
i′2
.
.
.
i′n
i′n+1
.
.
.
i′2n

.
Let ~t be (i′1, i′2, · · · , i′n)T and ~l be (i′n+1, i′n+2, · · · , i′2n)T .
B : ~c
tiled−→
(
~t
~l
)
~t is an inter-tile coordinate, and ~l is an intra-tile coordinate.
Figure 6.1 shows an original space and the tiled space. In Figure 6.1, the arrows show
the execution orders. In the original space, an iteration point (0, 2)T is executed immedi-
ately after an iteration point (0, 1)T . However, in the tiled space iteration points (1, 0)T and
(1, 1)T will be executed immediately after an iteration point (0, 1)T , and an iteration point
(0, 2)T will be executed immediately after an iteration point (1, 1)T which is supposed to be
executed after (0, 2)T in the original space. Because the execution order of iteration points
in the tiled space is different from the execution order in the original space, tiling should
be applied carefully not to violate dependence relations in the original space.
In Figure 6.1, the tiles are specified by the matrix B1 =
(
2
0
0
2
)
. The absolute
value of the determinant of B is equal to the number of iteration points in each tile. The
determinant of B1 is 4. Each tile in Figure 6.1 contains four iteration points. The mapping
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(0,0) (0,1) (0,2) (0,3)
(1,0) (1,1) (1,2) (1,3)
(2,0) (2,1) (2,2) (2,3)
(3,0) (3,1) (3,2) (3,3)
<0,0> <0,1>
<1,0> <1,1>
[0,0] [0,1] [0,0] [0,1]
[1,0] [1,1] [1,0] [1,1]
[0,0] [0,1] [0,0] [0,1]
[1,0] [1,1] [1,0] [1,1]
Tiled
I1
I2 (
0
2
)
(
2
0
)
(a) A original space I
I = {(i, j)|0 ≤ i ≤ 3, 0 ≤ j ≤ 3} Itiled = {(ti, tj, li.lj)|0 ≤ ti ≤ 1, 0 ≤ tj ≤ 1,
0 ≤ li ≤ 1, 0 ≤ lj ≤ 1}
(b) A tiled space Itiled
Figure 6.1: Tiled space.
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of four iteration points in the tile < 0, 0 > is as follows.
(
0
0
)
→ (0,0, 0, 0)T(
0
1
)
→ (0,0, 0, 1)T(
1
0
)
→ (0,0, 1, 0)T(
1
1
)
→ (0,0, 1, 1)T
<1,1>
<0,0> <0,1>
Tiled
<1,0>
~c1
~c2
~c3
~c4
~c4 =
(
5
1
)
~c3 =
(
3
2
)
~c2 =
(
2
1
)
~c1 =
(
0
2
)
I1
I2
(
3
0
)
(
0
2
)
(a) An original space I (b) A tiled space Itiled
Figure 6.2: Tiling with B2 =
(
(3, 0)T , (2, 0)T
)
.
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In Figure 6.2, the dependence matrix D is
(
0
1
2
−1
)
, and tiling space matrix B2
is
(
3
0
0
2
)
. An iteration point ~c1, which is specified by (0, 2)T in an original space,
belongs to the tile < 0, 1 >. All iteration points in the tile < 0, 1 > will be executed
after all iteration points in the tile < 0, 0 > are executed. However, in this tiling scheme
it is not possible to respect all dependence relations. For example, an iteration point ~c2 in
the tile < 0, 0 > depends on the iteration point ~c1 that belongs to the tile < 0, 1 > which
is supposed to be executed after the tile < 0, 0 >. Therefore, the dependence relation
between iteration points ~c1 and ~c2 can not be respected in the tiled space. This violation of
the dependence prohibits B2 =
(
3
0
0
2
)
from being used as the tiling matrix.
<0,0> <0,1>
<1,0> <1,1>
Tiled
I1
I2 (
0
2
)
(
2
0
)
(b) A tiled space Itiled(a) An original space I
Figure 6.3: Tiling with B1 =
(
(2, 0)T , (2, 0)T
)
.
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In Figure 6.3, a different tiling scheme is applied, in which the tiling matrix B1 =(
2 0
0 2
)
is used. All dependence relations are respected by following the execution order
of the tiled space. When B is the tiling matrix, and ~c is an iteration point in an original
space, bB−1~cc gives the tile to which ~c belongs in the tiled space. For the rest of this
chapter, we write B−1 as the matrix U. The problem of violating a dependence relation in
Figure 6.2 can be clearly explained by finding tiles of iteration points ~c1 and ~c2. The tile to
which ~c1 is mapped should lexicographically precede the tile to which ~c2 is mapped.
bU ~c1c =
⌊(
1
3
0
0
1
2
)(
0
2
)⌋
=
⌊(
0
1
)⌋
=
(
0
1
)
,
bU ~c2c =
⌊(
1
3
0
0
1
2
)(
2
1
)⌋
=
⌊(
2
3
1
2
)⌋
=
(
0
0
)
.
The tile < 0, 0 > for ~c2 lexicographically precedes the tile < 0, 1 > for ~c1. So, the tiling
matrix B2 =
(
3
0
0
2
)
can not respect the dependence (~c2 − ~c1).
Loop skewing is one of the common compiler transformation techniques. Skewing
changes the shape of an iteration space. As long as the dependence vectors of the skewed
iteration space are legal, skewing is legal. Figure 6.4 shows an original iteration space I
and the skewed iteration space Iskewed. As the dotted arrows show, the execution orders of
iteration points in both iteration space I, and Iskewed are exactly same. The dependence
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Tiled
Tiled
Skewed
Skewed
(c) A skewed space Iskewed
(a) An original space I
(
0
2
)
(
2
2
)
(
0
2
)
(
2
0
)
~d1 =
(
0
1
)
, ~d2 =
(
1
1
)
~d′1 =
(
0
1
)
, ~d′2 =
(
1
0
)
(b) A tiled space Itiled
(d) A tiled space of Iskewedtiled
Figure 6.4: Skewing.
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vectors of I are ~d1 =
(
0
1
)
and ~d2 =
(
1
1
)
. The skewed space Iskewed has dependence
vectors ~d′1 =
(
0
1
)
and ~d′2 =
(
1
0
)
, which are legal. Figure 6.4-(b) and (d) show the
tiled spaces of I and Iskewed. The tiled space Itiled of an original iteration space I in
Figure 6.4-(b) is specified by
(
2
2
0
2
)
. The tiled space Iskewedtiled of skewed iteration
space Iskewed is specified by
(
2
0
0
2
)
.
Definition 6.1 When the tiling space matrix B is of the form B = (~b1~b2 · · · ~bn), ~si =
bi~ei, bi ≥ 1, bi ∈ I,~ei is ith column of an identity matrix In×n, B is called a normal form
tiling matrix.
When B is in the normal form,
B = (~b1~b2 · · · ~bn)
=

b1
0
.
.
.
0
0
b2
.
.
.
0
· · ·
0
.
.
.
0
bn
 .
Then,
U =

1
b1
0
.
.
.
0
0
1
b2
.
.
.
0
· · ·
0
.
.
.
0
1
bn
 .
Non-rectangular tiling can be converted into rectangular tiling by applying skewing an
iteration space I and then choosing a normal form tiling space matrix.
6.1 Dependences in Tiled Space
Proposition 6.1 When ~d tiled−→
{ (
~t1
~l1
)
, · · · ,
(
~tr
~lr
) }
,
~d = B~ti + ~li, 1 ≤ i ≤ r,
where r is a function of B and ~d.
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(0,3)
[0,0]
[1,1]
<0,0> <0,1>
<1,0> <1,1>
[0,0] [0,1]
[1,0] [1,1] [1,1] [1,1]
[0,1]
[1,0]
[0,1][0,0]
(0,2)
(2,2) (2,3)(2,0) (2,1)
d1 d2
~l1 ~l2
S1~t1
S1~t2
Figure 6.5: Illustration of ~d = B~t+~l.
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Figure 6.5 shows an example for Proposition 6.1. For simplicity, only two dependence
vectors are captured. However, every iteration point except boundary points has same
dependence patterns. Actually, ~d1 and ~d2 are same dependence vector, but their positions
in an iteration space are different. ~d1 is defined between two iteration points (0, 2)T and
(2, 1)T , and ~d2 between (0, 3)T and (2, 2)T . In this tiling scheme, the tiling space matrix
B =
(
2
0
0
2
)
is used. An iteration point (0, 2)T is mapped to (0, 1, 0, 0)T in the tiled
space, (2, 1)T to (1, 0, 0, 1)T , (0, 3)T to (0, 1, 0, 1)T , and (2, 2)T to (1, 1, 0, 0)T . In the tiled
space, the dependence vector is defined in the same way as in an original iteration space.
Let Itiled(sink(~di)) and Itiled(source(~di)) be corresponding iteration points in the tiled
space of the sink and the source of ~di in an original iteration space respectively.
~ditiled = Itiled(sink(~di))− Itiled(source(~di)).
The corresponding dependence vector, ~d1tiled, in the tiled space is defined as follows.
~di
tiled−→ ~ditiled =
(
~ti
~li
)
~d1tiled = Itiled(sink(~d1))− Itiled(source(~d1))
= Itiled((2, 1)T )− Itiled((0, 2)T )
=

1
0
0
1
−

0
1
0
0
 =

1
−1
0
1

~t1 =
(
1
−1
)
~l1 =
(
0
1
)
~d2tiled = Itiled(sink(~d2))− Itiled(source(~d2))
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= Itiled((2, 2)T )− Itiled((0, 3)T )
~d2tiled =

1
1
0
0
−

0
1
0
1
 =

1
0
0
−1

~t2 =
(
1
0
)
~l2 =
(
0
−1
)
.
Proposition 6.1 shows that the relation between a dependence vector in I and its corre-
sponding dependence vector in Itiled. Figure 6.5 shows that an iteration point (0, 2)T , the
source of ~d1, in an original space is mapped to an iteration point (2, 0)T in an original space
by B1~t1.
B1~t1 + the source of ~d1
=
(
2
0
0
2
)(
1
−1
)
+
(
0
2
)
=
(
2
0
)
.
By adding B~t to an iteration point ~cα, ~cα is mapped to the iteration point ~cβ in the different
tile, when ~t 6= ~0 2. The intra-tile positions of ~cα and of ~cβ within their own tiles are
same. For example, an iteration point (0, 2)T is located in [0, 0] of the tile < 0, 1 >, and an
iteration point (2, 0)T is located in [0, 0] of the tile < 1, 0 >. By adding intra-tile vector ~l1
to the iteration point (2, 0)T , an iteration point (2, 1)T , the sink of ~d1, in an original space
2In case of ~t = ~0, ~dtiled =
(
~0
~l
)
, which is a trivial case.
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is reached.
B1~t1 + the source of ~d1 +~l1
=
(
2
0
)
+
(
0
1
)
=
(
2
1
)
= the sink of ~d1
⇒ B1~t1 +~l1 = the sink of ~d1 − the source of ~d1
=
(
2
1
)
−
(
0
2
)
=
(
2
−1
)
= ~d1.
Similarly, ~d2 can be expressed as follows.
~d2 = B1~t2 +~l2(
2
−1
)
=
(
2
0
0
2
)(
1
0
)
+
(
0
−1
)
.
6.2 Legality of Tiling
Definition 6.2 Let ~x = (x1, x2, · · · , xn)T and ~y = (y1, y2, · · · , yn)T be n-dimension vec-
tors. When there is i, 1 ≤ i ≤ n− 1 such that xj = yj and xi < yi for j, 1 ≤ j ≤ i− 1, it
is said that ~x lexicographically precedes ~y, which is denoted with ~x ≺lex ~y.
Definition 6.3 When ~0 ≺lex ~x, it is said that a vector ~x is lexicographically positive.
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Definition 6.4 When ~i = (i1, i2, · · · , in)T , ij ∈ R, 1 ≤ j ≤ n, b~ic means applying bc to
every element in~i. b~ic = (bi1c, bi2c, · · · , binc)T . By the definition of bc, we may define b~ic
by applying bc to every element except integer elements in~i.
Theorem 6.1 Tiling is legal if and only if ~ti’s are legal or ~ti = ~0.
(Proof) (⇒) If tiling is legal, all dependence vectors
(
~ti
~li
)
, 1 ≤ i ≤ r in the tiled space
are legal. If
(
~ti
~li
)
is legal, then ~ti is legal or (~ti = ~0 and ~d = ~li). When (~ti = ~0 and ~d =
~li), ~li is legal by the definition of ~d.
(⇐) When ~ti is legal for 1 ≤ i ≤ r,
(
~ti
~li
)
is legal for all i, 1 ≤ i ≤ r. When ~ti = ~0, the
dependence vector in the tiled space is
(
~0
~li
)
=
(
~0
~d
)
. By the definition of ~d, ~li is legal.
So,
(
~0
~li
)
is legal. Therefore, tiling is legal.
Lemma 6.1 If each ~ti from
{ (
~t1
~l1
)
, · · · ,
(
~tr
~lr
) }
, ~ti, ~li ∈ In, is nonnegative
(~ti ≥ ~0), then either bU ~dc = bB−1~dc is positive, or ~ti = ~0 and ~d = ~li.
(Proof) There are the following two cases:
~ti > ~0
~ti = ~0.
Let ~x = (x1, x2, · · · , xn)T = U ~d and ~yi = (yi,1, yi,2, · · · , yi,n)T = Uli, 1 ≤ i ≤ r. ~x and
~yi is real vectors (~x, ~yi ∈ Rn), but from the Proposition 6.1, ~ti = (~x − ~yi) is an integer
vector((~x− ~yi) ∈ In).
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In the first case,
~ti = U ~d− U~li > ~0, (U ~d− U~li) ∈ In
~ti = b~tic (Since ~ti is integral)
~ti = bU ~d− U~lic ≥ ~1
= b~x− ~yic ≥ ~1
=
 bx1 − yi,1c...
bxn − yi,nc
 ≥ ~1, (|yi,j| < 1, 1 ≤ i ≤ r, 1 ≤ j ≤ n).
Then
bxj − yi,jc ≥ 1, |yi,j| < 1, (1 ≤ i ≤ r, 1 ≤ j ≤ n)
xj − yi,j ≥ 1, (−1 < yi,j < 1)
xj ≥ yi,j + 1, (0 < yi,j + 1 < 2).
So,
xj > 0, (1 ≤ j ≤ n) ⇒ ~x > ~0
⇒ U ~d > ~0
⇒ bU ~dc ≥ ~0.
In the second case,
~ti = U ~d− U~li = ~0, 1 ≤ i ≤ r
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U ~d = U~li
~d = ~li,
So, if ~ti, 1 ≤ i ≤ r is lexicographically positive(≥ ~0), then bU ~dc ≥ ~0 or ~d = ~li.
Lemma 6.2 bU ~dc ≥ ~0 is a sufficient condition for
{ (
~t1
~l1
)
, · · · ,
(
~tr
~lr
) }
to be
all legal dependence vectors.
(Proof) We know that ~d = B~ti + ~li, 1 ≤ i ≤ r. Let ~yi = (yi,1, yi,2, · · · , yi,n)T = U~li.
~ti = (ti,1, ti,2, · · · , ti,n)T is an integer vector.
If bU ~dc ≥ ~0, then
U ~d = ~ti + U~li
bU ~dc = b~ti + U~lic ≥ ~0
=
 bti,1 + yi,1c...
bti,n + yi,nc
 ≥ ~0.
Then,
bti,j + yi,jc ≥ 0, (1 ≤ i ≤ r, 1 ≤ j ≤ n)
ti,j + yi,j ≥ 0, (|yi,j| < 1)
ti,j ≥ −yi,j, (−1 < −yi,j < 1)
ti,j > −1.
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ti,j is an integer such that ti,j > −1. So, ti,j ≥ 0 ∧ ti,j ∈ I . It means ~ti ≥ ~0. When ~ti > ~0,(
~ti
~li
)
is a legal dependence vector. When ~ti = ~0, ~d = ~li. So,
(
~0
~li
)
=
(
~0
~d
)
is also
legal because ~d is legal. Therefore,
(
~ti
~li
)
is a legal dependence vector, if bU ~dc ≥ ~0.
The legality of dependence vector allows for ~d to have negative elements. The legal-
ity of
(
~ti
~li
)
does not necessarily means
(
~ti
~li
)
≥ ~0. So, bU ~dc ≥ ~0 does not mean(
~ti
~li
)
≥ ~0, even if it guarantees the legality of
(
~ti
~li
)
.
Theorem 6.2 bU ~dc ≥ ~0 is a necessary and sufficient condition for ~ti ≥ ~0
(Proof) It’s clear from Lemma 6.1 and Lemma 6.2.
Corollary 6.1 When the tiling space matrix B is of the normal form, if ~d ≥ ~0, then tiling
with B is legal.
(Proof) When B is a normal form matrix, and ~d ≥ ~0, it is guaranteed that bU ~dc ≥ ~0. From
Theorem 6.2, tiling is legal.
Theorem 6.3 For any real numbers a and b, ba− bc ≤ bac − bbc.
(Proof) For any real number x, we define fracpart(x) as x − bxc. By definition, 0 ≤
fracpart(x) < 1. Thus,
ba− bc = bbac+ fracpart(a)− bbc − fracpart(b)c
= bac − bbc+ bfracpart(a)− fracpart(b)c
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Since 0 ≤ fracpart(a) < 1, and 0 ≤ fracpart(b) < 1, it follows that −1 < fracpart(a) −
fracpart(b) < 1. Therefore, bfracpart(a)− fracpart(b)c is either 0 or −1. Hence, the result.
Also note that ba− bc = bac − bbc if and only if fracpart(a) = fracpart(b).
When there is a dependence relation between two iteration points ~c1 and ~c2, the depen-
dence relation can be expressed by ~c2 = ~c1 + ~d. Even in the tiled space, the dependence
relation in the original iteration space should be respected. Otherwise, the tiling is illegal.
The tile to which an iteration point ~c1 is mapped should be executed before the tile to which
~c2 is mapped. The difference vector ~t between these two tiles can be expressed as follows.
~t = bU~c2c − bU~c1c
= bU(~c1 + ~d)c − bU~c1c (6.1)
≥ bU(~c1 + ~d)− U~c1c (By Theorem 6.3)
= bU ~dc
⇒ ~t ≥ bU ~dc (6.2)
We can find all possible tile vector ~t by applying Equation 6.1 to all iteration points that be-
long to the same tile. For example, Figure 6.6 shows a part of Figure 6.2. The tile < 0, 1 >
contains 6 iteration points, {(0, 2)T , (0, 3T ), (1, 2)T , (1, 3)T , (2, 2)T , (2, 3)T}. Because all
iteration points except boundary points have the same dependence pattern, we can find all
possible tile vectors, ~t by taking care of all iteration points in a single specific tile. Let T~d
be the set of all possible ~t for a dependence vector ~d.
T~d = {~t|~t = bU(~i+ ~d)c − bU~ic, ∀~i ∈ a specific tile}.
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(0,2) (0,3)
(1,2) (1,3)
(2,2) (2,3)
<1,1><1,0>
<0,0> <0,1>
Figure 6.6: An example for T~d.
For the tiling scheme in Figure 6.6,
T~d =
{(
0
−1
)
,
(
1
−1
)
,
(
1
0
)
,
(
0
0
)}
.
Let (U ~d)[k] be the kth element of U ~d. When |(U ~d)[k]| < 1, 1 ≤ k ≤ n, b(U ~d)[k]c
is either 0 or -1, and d(U ~d)[k]e is either 0 or 1. T~d can be found by applying all possible
combinations of bc and de to the elements of U ~d. When α is an integer, bαc = dαe = α.
Therefore, we need to take care of non-integral elements in U ~d. So, the size of T~d is 2r,
where r is the number of non-integral elements in U ~d. In Figure 6.6, U2 =
(
1
3
0
0
1
2
)
,
and ~d =
(
2
−1
)
.
U2~d =
(
1
3
0
0
1
2
)(
2
−1
)
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=(
2
3
−1
2
)
.
So,
T~d =
{( b2
3
c
b−1
2
c
)
,
( b2
3
c
d−1
2
e
)
,
( d2
3
e
b−1
2
c
)
,
( d2
3
e
d−1
2
e
)}
=
{(
0
−1
)
,
(
0
0
)
,
(
1
−1
)
,
(
1
0
)}
.
Definition 6.5 When the first non-zero element of a vector~i is non-negative, the vector~i is
called a legal vector, or the vector~i is legal.
Definition 6.6 When the dependence vector ~d in the original iteration space is preserved
in the tiled space, it is said that tiling is legal for the dependence vector ~d.
Lemma 6.3 If bU ~dc is legal, then tiling is legal for a dependence vector ~d.
(Proof) When T~d contains only legal vectors, tiling is legal. From the Equation 6.2, we
know that bU ~dc belongs to T~d and that bU ~dc is the earliest vector lexicographically in T~d,
which means that other tile vectors ~t are legal, if bU ~dc is legal. So, T~d contains only legal
vectors. Therefore, if bU ~dc is legal, then tiling is legal.
Lemma 6.4 For an iteration space with the dependence matrix D = (~d1, ~d2, · · · , ~dp), if
bU ~dic is legal for all i, 1 ≤ i ≤ p, then tiling is legal.
(Proof) It is clear from Lemma 6.3.
Lemma 6.5 When −1 < (U ~d)[k] < 1, 1 ≤ k ≤ n, if (U ~d)[k] is negative for some k, then
tiling is illegal for a dependence vector ~d.
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(Proof) T~d always contains bU ~dc as its member. T~d should contain only legal tile vectors in
order for tiling is legal. When −1 < (U ~d)[k] < 1, 1 ≤ k ≤ n, the only possible value that
b(U ~d)[k]c can have is either 0 or -1. bU ~dc consists of only 0 and -1. So, when (U ~d)[k] is
negative, bU ~dc contains at least one -1 for kth element. Then, it is guaranteed that at least
one vector in T~d is illegal. Therefore, tiling is illegal.
Theorem 6.4 When −1 < (U ~d)[k] < 1, 1 ≤ k ≤ n, the nonnegativity of every element of
U ~d is a necessary and sufficient condition for tiling for a dependence vector ~d.
(Proof) It is clear from the Lemma 6.3 and Lemma 6.5.
Corollary 6.2 For an iteration space with the dependence matrix D = (~d1, ~d2, · · · , ~dp),
when −1 < (U ~di)[k] < 1, 1 ≤ i ≤ p, 1 ≤ k ≤ n, the nonnegativity of every element of
U ~di, 1 ≤ i ≤ p is a necessary and sufficient condition for tiling.
(Proof) It is clear from the Theorem 6.4.
When D = (~d1, ~d2, · · · , ~dp), p ≥ 2 is a dependence matrix in two dimensional iteration
space, each dependence vector ~di can be specified by nonnegative linear combination of
two extreme vectors. Let ~r1 =
(
r11
r21
)
and ~r2 =
(
r12
r22
)
be two extreme vectors from
D. Then,
~di = α~r1 + β~r2, (α ≥ 0, β ≥ 0, α, β ∈ R, 1 ≤ i ≤ p).
Theorem 6.5 Tiling with B = (~r1~r2) in two dimensional iteration space is legal.
(Proof) B =
(
r11
r21
r12
r22
)
; ~di =
(
αir11 + βir12
αir21 + βir22
)
.
U = B−1 = 1
∆
(
r22
−r21
−r12
r11
)
, where ∆ = r11r22 − r12r21.
U ~di =
1
∆
(
r22
−r21
−r12
r11
)(
αir11 + βir12
αir21 + βir22
)
, (1 ≤ i ≤ p)
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=
1
∆
(
αir11r22 + βir12r22 − αir12r21 − βir12r22
−αir11r21 − βir12r21 + αir11r21 + βir11r22
)
=
1
∆
(
αi(r11r22 − r12r21)
βi(r11r22 − r12r21)
)
=
(
αi
βi
)
≥ ~0
⇒ bU ~dic =
( bαic
bβic
)
≥ ~0
From Lemma 6.2, tiling is legal.
It is easy to know that B = (~r1~r2) may not be in a normal form.
6.3 An Algorithm for Tiling Space Matrix
From Corollary 6.1, we just need to take care of dependence vectors that have negative
element(s) in order to find a normal form tiling space matrix.
[Example] Let D =
 13
−2
1
1
2
2
−1
3
 . We need to take care of dependence vectors
that have negative element(s). D′ =
 13
−2
2
−1
3
 . D′ is arranged by the level of
first negative element. D′′ =
 2−1
3
1
3
−2
 . At the first iteration of while loop, ~d =
 2−1
3
 . Here, level(~d) is 2. k is 2. The smallest integer value for α should be chosen
such that bd(k−1)
α
c = bd1
α
c = b 2
α
c > 0 and α > 1. α is 2. b(k−1) = b1 is assigned 2. In a
similar way at the second iteration, ~d =
 13
−2
, and k is 3. bd2
α
c = b 3
α
c > 0 and α > 1.
α is 3. So, b(s−1) = b2 = 3. All columns in D′′ are processed. A normal form tiling matrix
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Procedure Find Tiling(D)
D : A dependence matrix
begin
D′← dependence vectors with negative element;
D′′← Arrange column vector in D′ by the level of first negative element;
Initialize B by assigning 0 to all elements of B;
while (D′′ is non-empty)
~d← first column vector in D′′;
D′′← D′′ − {~d};
k← level of first negative element of ~d;
if (d(k−1) = 1) then
α← 1;
else
Find the smallest integer number α such that bd(k−1)
α
c > 0 and α > 1;
endif
if (b(k−1) > 0) then /* b(k−1) is already assigned a value. */
if (b(k−1) > α) then /* If several vectors have negative element */
b(k−1)← α; /* at the same level, the smallest α should be chosen. */
endif
else
b(k−1)← α;
endif
endwhile
return B;
end
Figure 6.7: Algorithm for a normal form tiling space matrix B.
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B =
 20
0
0
3
0
0
0
b3
 is found.
bUDc =

 120
0
0
1
3
0
0
0
1
b3

 13
−2
1
1
2
2
−1
3


=

 121
−2
b3
1
2
1
3
2
b3
1
−1
3
3
b3


=
 01
b−2
b3
c
0
0
b 2
b3
c
1
−1
b 3
b3
c

All column vectors in bUDc are legal. So, from the Lemma 6.4, tiling with B is legal. The
returned tiling matrix B may contain bi = 0. In that case, B is not of normal form. If the
returned B contain bi = 0, we can assign any positive integer value to such bi in order to
make B be of normal form because those dimensions with bi = 0 do not hurt legality of
tiling.
6.4 Chapter Summary
We have found a sufficient condition and also a necessary and sufficient for tiling under
a specific constraint. Based on the sufficient condition for tiling, we proposed an algorithm
to find a legal tiling space matrix.
When a tiling space matrix B is of a normal form, the determinant of B is |det(B)| =
Πni=1bi.Here, |det(B)| is the size of a tile, the number of iteration space points that belong to
a tile. Our algorithm considers only legality condition to find B. However, determining the
size of a tile is a more complicated problem than it appears. When on-chip memory of em-
bedded systems is not large enough to hold all necessary data, tiling should be considered
138
as an option to overcome the shortage of on-chip memory before an entire embedded sys-
tem is re-designed. Obviously, tiling requires several accesses to off-chip memory, which
will impose severe penalty on execution time as well as power consumption. To minimize
the penalty caused by accesses to off-chip memory,it is needed to minimize the number of
accesses to off-chip memory, which means that when we choose a tiling space matrix B,
|det(B)| should be as close as, but not larger than the size of on-chip memory. After B is
founded by using our algorithm, if there is bi = 0 in B, then ith dimension is a don’t-care
condition, because it does not hurt the legality of tiling. By adjusting the size of a tile in
those don’t-care dimensions, we can make the size of a tile as close as the size of on-chip
memory. That adjustment will be considered in our future work.
Tiling is more compelling in general purpose systems than in embedded systems. In
general purpose systems, the selection of tile sizes [18, 24, 45] is very closely related with
some hardware features like the cache size and the cache line size and some interference
misses like self-interference and cross-interference between data arrays [16, 31, 79]. In-
cluding those factors into our algorithm may help to find better tile size for general purpose
systems.
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CHAPTER 7
CONCLUSIONS
This thesis addresses several problems in the optimization of programs for embedded
systems. The processor core in an embedded system plays an increasingly important role
in addition to the memory sub-system. We focus on embedded digital signal processors
(DSPs) in this work.
In Chapter 2, we have proposed and evaluated an algorithm to construct a worm parti-
tion graph by finding a longest worm at the moment and maintaining the legality of schedul-
ing. Worm partitioning is very useful in code generation for embedded DSP processors.
Previous work by Liao [51, 54] and Aho et al. [1] have presented expensive techniques
for testing legality of schedules derived from worm partitioning. In addition, they do not
present an approach to construct a legal worm partition of a DAG. Our approach is to guide
the generation of legal worms while keeping the number of worms generated as small as
possible. Our experimental results show that our algorithm can find most reduced worm
partition graph as much as possible. By applying our algorithm to real problems, we find
that it can effectively exploit the regularity of real world problems. We believe that this
work has broader applicability in general scheduling problems for high-level synthesis.
Proper assignment of offsets to variables in embedded DSPs plays a key role in deter-
mining the execution time and amount of program memory needed. Chapter 3 proposes
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a new approach of introducing a weight adjustment function and showed that its experi-
mental results are slightly better and at least as well as the results of the previous works.
More importantly, we have introduced a new way of handling the same edge weight in an
access graph. As the SOA algorithm generates several fragmented paths, we show that the
optimization of these path partitions is crucial to achieve an extra gain, which is clearly
captured by our experimental results. We also have proposed usage of frequencies of vari-
ables in a GOA problem. Our experimental results show that this straightforward method
is better than the previous research works.
In our weight adjustment functions, we handled Preference and Interference uniformly.
We applied our weight adjustment functions to random data. Real-world algorithms, how-
ever, may have some patterns that are unique to each specific algorithm. We think that
we may get a better result by introducing tuning factors an then handling Preference and
Interference differently according to the pattern or the regularity in a specific algorithm.
For example, when (α · Preference)/(β · Interference) is used as a weight adjustment func-
tion, setting α = β = 1 gives our original weight adjustment functions. Finding optimal
values of tuning factors may requires exhaustive simulation and take a lot of execution time
for each algorithm.
In addition to offset assignment, address register allocation is important for embedded
DSPs. In Chapter 4, we have developed an algorithm that can eliminate the explicit use of
address register instructions in a loop. By introducing a compatible graph, our algorithm
tries to find the most beneficial partitions at the moment. In addition, we developed an
algorithm to find a lower bound on the number of ARs by finding the strong connected
components (SCCs) of an extended graph. We implicitly assume that unlimited number of
ARs are available in the AGU. However, usually it is not the case in real embedded systems
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in which only limited number of ARs are available. Our algorithm tries to find partitions
of array references in such a way that ARs cover as many array references as possible,
which leads to minimization of the number of ARs needed. With the limited number of
ARs, when the number of ARs needed to eliminate the explicit use of AR instructions is
larger than the number of ARs available in the AGU, it is not possible to eliminate AR
instructions in a loop. In that case, some partitions of array references should be merged in
a way that the merger should minimize the number of explicit use of AR instructions. Our
future works will be finding a model that can capture the effects of merging partitions on
the explicit use of AR instructions. Based on that model, we will find efficient solution of
AR allocation with the limited number of ARs.
When an array reference sequence becomes longer, and then the corresponding ex-
tended graph becomes denser, our lower bound on ARs with SCCs tended to be too opti-
mistic. To prevent the lower bound from being too optimistic, we need to drop some back
edges from the extended graph. In that case, it will be an important issue to determine
which back edges should be dropped, which will be a focus of our future work.
Scheduling of computations and the associated memory requirement are closely inter-
related for loop computations. Chapter 5 addresses this problem. In this chapter, we have
developed a framework for studying the trade-off between scheduling and storage require-
ments. We developed methods to compute the region of feasible schedules for a given stor-
age vector. In previous work, Strout et al. [74] have developed an algorithm for computing
the universal occupancy vector which is the storage vector that is legal for any schedule of
the iterations. By this, Strout et al. [74] mean any topological ordering of the nodes of an
iteration space dependence graph (ISDG). Our work is applicable to wavefront schedules of
nested loops. An important problem in this area is the extension of this work to imperfectly
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nested loops, a sequence of loop nests and to whole programs. These problems represent
significant opportunities for important work.
Tiling has long been used to improve the memory performance of loops on general-
purpose computing systems. Previous characterization of tiling led to the development of
sufficient conditions for the legality of tiling based only on the shape of tiles. While it was
conjectured that the sufficient condition would also become necessary for “large enough”
tiles, there had been no precise characterization of what is “large enough.” Chapter 6
develops a new framework for characterizing tiling by viewing tiles as points on a lattice.
This also leads to the development of conditions under the legality condition for tiling is
both necessary and sufficient.
143
BIBLIOGRAPHY
[1] A. Aho, S.C. Johnson, and J. Ullman. Code Generation for Expressions with Common
Subexpressions. Journal of the ACM, 24(1):146-160, 1977.
[2] A.V. Aho, R. Sethi, and J.D. Ullman. Compilers, Principles, Techniques and Tools.
Addison Wesley, Boston 1988.
[3] F. E. Allen and J. Cocke. A Catalogue of Optimizing Transformations. Design and
Optimization of Compilers. Prentice-Hall, Englewood Cliffs, NJ, 1972.
[4] G. Araujo. Code Generation Algorithms for Digital Signal Processors. PhD thesis,
Princeton Department of EE, June 1997.
[5] G. Araujo, S. Malik, and M. Lee. Using Register-Transfer Paths in Code Gener-
ation for Heterogeneous Memory-Register Architectures. In Proceedings of 33rd
ACM/IEEE Design Automation Conference, pages 591-596, June 1996.
[6] G. Araujo, A. Sudarsanam, and S. Malik. Instruction Set Design and Optimization for
Address Computation in DSP Architectures. In Proceedings of the 9th International
Symposium on System Synthesis, pages 31-37, November 1997.
[7] S. Atri, J. Ramanujam, and M. Kandemir. Improving offset assignment on embed-
ded processors using transformations. In Proc. High Performance Computing–HiPC
2000, pp. 367–374, December 2000.
[8] Sunil Atri, J. Ramanujam, and M. Kandemir. Improving variable placement for em-
bedded processors. In Languages and Compilers for Parallel Computing, (S. Midkiff
et al. Eds.), Lecture Notes in Computer Science, vol. 2017, pp. 158–172, Springer-
Verlag, 2001.
[9] D. Bacon, S. Graham, and O. Sharp. Compiler Transformations for High-Performance
Computing. ACM Computing Surveys, Vol. 26, No. 4, pages 345-420, December
1994.
144
[10] F. Balasa, F. Catthoor, and H.D. Man. Background memory area estimation for
multidimensional signal processing systems. IEEE Transactions on VLSI Systems,
3(2):157-172, June 1995.
[11] U. Banerjee. Loop Parallelization. Kluwer Academic Publishers, 1994.
[12] D. Bartley. Optimization Stack Frame Accesses for Processors with Restricted Ad-
dressing Modes. Software Practice and Experience, 22(2):101-110, February 1992.
[13] A. Basu, R. Leupers and P. Marwedel. Array Index Allocation under Register Con-
straints in DSP Programs. 12th Int. Conf. on VLSI Design, GOA, India, Jan 1999.
[14] T. Ben Ismail, K. O’Brien, and A. Jerraya. Interactive System-level Partitioning with
PARTIF. Proc. of the European Design and Test Conference, 1994.
[15] P. Boulet, A. Darte, T. Risset, and Y. Robert. (Pen)-ultimate tiling? Integration, the
VLSI Journal, 17:33–51, 1994.
[16] Jacqueline Chame. Compiler Analysis of Cache Interference and its Applications to
Compiler Optimizations. PhD thesis, Dept. of Computer Engineering, University of
Southern California, 1997
[17] Y. Choi and T. Kim. Address assignment combined with scheduling in DSP code
generation. in Proc. 39th Design Automation Conference, June 2002.
[18] Stephanie Coleman and Kathryn S. McKinley. Tile size selection using cache orga-
nization and data layout. In Proceedings of the ACM SIGPLAN ’95 Conference on
Programming Language Design and Implementation, pages 279-290, La Jolla, Cali-
fornia, June 1995.
[19] T. Cormen, C. Leiserson, and R. Rivest. Introduction to Algorithms, MIT Electrical
Engineering and Computer Science Series. MIT Press, Cambridge, Massachusetts,
1990.
[20] J. W. Davidson and C. W. Fraser. Eliminating Redundant Object Code. In Proceedings
of the 9th Annual ACM Symposium on Principles of Programming Languages, pages
128-132, 1982.
[21] G. De Micheli. Synthesis and Optimization of Digital Circuits. McGraw-Hill, 1994.
[22] S. Devadas, A. Ghosh, and K. Keutzer. Logic Synthesis. McGraw Hill, New York,
NY, 1994.
[23] J. Dongarra and R. Schreiber. Automatic blocking of nested loops. Technical Re-
port UT-CS-90-108, Department of Computer Science, University of Tennessee, May
1990.
145
[24] Karim Esseghir. Improving data locality for caches. Master’s thesis, Dept. of Com-
puter Science, Rice University, September 1993.
[25] P. Feautrier. Array expansion. In International Conference on Supercomputing, pages
429-442, 1988.
[26] C. Fischer and R. LeBlanc. Crafting a Compiler with C. The Benjamin/Cummings
Publishing Co., Redwood City, Ca, 1991.
[27] D. L. Gall. MPEG: A video compression standard for multimedia applications. Com-
munications of the ACM, 34(4):47-63, April 1991.
[28] D. Gajski, N. Dutt, S. Lin, and A. Wu. High Level Synthesis: Introduction to Chip
and System Design. Kluwer Academic Publishers, 1992.
[29] J. G. Ganssle. The Art of Programming Embedded Systems. Academic Press, Inc.,
San Diego, California, 1992.
[30] DSP Address Optimization Using a Minimum Cost Circulation Technique. In In Pro-
ceedings of International Conference on Computer-Aided Design, pages 100–103,
1997.
[31] Somnath Ghosh, Margaret Martonosi, and Sharad Malik. Precise miss analysis for
program transformations with caches of arbitrary associativity. In Proceedings of the
8th International Conference on Architectural Support for Programming Languages
and Operating Systems, pages 228-239, San Jose, California, October 1998
[32] G. Goossens, F. Catthoor, D. Lanneer, and H. De Man. Integration of Signal Process-
ing Systems on Heterogeneous IC Architectures. In Proceedings of the 6th Interna-
tional Workshop on High-Level Synthesis, pages 16-26, November 1992.
[33] R. K. Gupta and G. De Micheli. Hardware-Software Cosynthesis for Digital Systems.
IEEE Design and Test of Computers, pages 29-41, September 1993.
[34] R. Gupta. Co-synthesis of Hardware and Software for Digital Embedded Systems.
PhD thesis, Stanford University, December 1993.
[35] J. Henkel, R. Ernst, U. Holtmann, and T. Benner. Adaptation of Partitioning and High-
Level Synthesis in Hardware/Software Co-Synthesis. Proc. of the International Con-
ference on CAD, pages 96-100, 1994.
[36] J. L. Hennessy and D. A. Patterson. Computer Architectures: A Quantitative Ap-
proach. Morgan Kaufmann, 1996.
[37] C.Y. III Hitchcock. Addressing Modes for Fast and Optimal Code Generation. Phd
thesis, Carnegie-Mellon University, December 1987.
146
[38] J.E. Hopcroft and R.M. Karp. An n5/2 algorithm for maximum matchings in bipartite
graphs. SIAM Journal of Computing, 2(4):225-230, December 1973.
[39] L.P. Horwitz, R.M. Karp, R.E. Miller, and S. Winograd. Index register allocation.
Journal of the ACM, 13(1):43-61, January 1966.
[40] F. Irigoin and R. Triolet. Super-node partitioning. In Proc. 15th Annual ACM Symp.
Principles of Programming Languages, pages 319–329, San Diego, CA, January
1988.
[41] A. Kalavade and E. A. Lee. A Hardware-Software Codesign Methodology for DSP
Applications. IEEE Design and Test of Computers, pages 16-28, September 1993.
[42] K. Keutzer. Personal communication to Stan Liao, 1995.
[43] I. Kodukula, N. Ahmed, and K. Pingali. Data-centric multi-level blocking. In Proc.
SIGPLAN Conf. Programming Language Design and Implementation, June 1997.
[44] M. S. Lam. An Effective Scheduling Technique for VLIW Machines. In Proceed-
ings of the 1988 ACM SIGPLAN Conference on Programming Language Design and
Implementation, pages 318-328, June 1988.
[45] Monica S. Lam, Edward E. Rothberg, and Michael E. Wolf. The cache performance
and optimization of blocked algorithms. In Proceedings of the Fourth International
Conference on Architectural Support for Programming Languages and Operating
Systems, pages 63-74, Santa Clara, California, April 1991
[46] D. Lamb. Construction of a Peephole Optimizer. Software-Practices and Experiments,
11(6):638-647, 1981.
[47] D. Lanneer, J. Van Praet, A. Kifli, K. Schoofs, W. Geurts, F. Thoen, and G. Goossens.
CHESS: Retargetable Code Generation for Embedded DSP Processors. Kluwer Aca-
demic Publishers, Boston, MA, 1995.
[48] P. Lapsley, J. Bier, A. Shoham, and E. Lee. DSP Processor Fundamentals- Architec-
tures and Features. IEEE Press, 1997.
[49] E. A. Lee. Programmable DSP Architectures: Part I. IEEE ASSP Magazine, pages
4-19, October 1988.
[50] E. A. Lee. Programmable DSP Architectures: Part II. IEEE ASSP Magazine, pages
4-14, January 1989.
[51] S. Liao. Code Generation and Optimization for Embedded Digital Signal Processors.
PhD thesis, MIT Department of EECS, January 1996.
147
[52] S. Liao et al. Storage Assignment to Decrease Code Size. In Proceedings of the ACM
SIGPLAN ’95 Conference on Programming Language Design and Implementation,
pages 186–196, 1995. (This is a preliminary version of [53].)
[53] S. Liao, S. Devadas, K. Keutzer, S. Tjiang, and A. Wang. Storage assignment to
decrease code size. ACM Transactions on Programming Languages and Systems,
18(3):235–253, May 1996.
[54] S. Liao, K. Keutzer, S. Tjiang, and S. Devadas. A new viewpoint on code generation
for directed acyclic graphs. ACM Transactions on Design Automation of Electronic
Systems, 3(1):51–75, January 1998.
[55] R. Leupers and P. Marwedel. Algorithms for Address Assignment in DSP Code
Generation. In Proceedings of International Conference on Computer-Aided Design,
pages 109-112, 1996.
[56] R. Leupers, A. Basu and P. Marwedel. Optimized Array Index Computation in DSP
Programs. ASP-DAC, Yokohama, Japan, Feb 1998.
[57] R. Leupers and P. Marwedel. A Uniform Optimization Technique for Offset Assign-
ment Problems. In Proceedings of International Symposium on System Synthesis,
pages 3–8, 1998.
[58] C. Lieum, P. Paulin, and A. Jerraya. Address calculation for retargetable compilation
and exploration of instruction-set architectures. In Proceedings if the 33rd Design
Automation Conference, pages 597-600, June 1996.
[59] W. McKeeman. Peephole Optimization. Communications of the ACM, 8(7):443-444,
1965.
[60] E. Morel and C. Renvoise. Global Optimization by Suppression of Partial Redundan-
cies. Communications of the ACM, 22(2):96-103, 1979.
[61] S. Muchnick. Advanced Compiler Design and Implementation. Morgan Kaufmann,
1997.
[62] P.R. Panda. Memory Optimizations and Exploration for Embedded Systems. PhD the-
sis, UC Irvine Dept. of Information and Computer Science, 1998.
[63] P. G. Paulin, C. Lieum, T. C. May, and S. Sutarwala. DSP Design Tool Requirements
for Embedded Systems: A Telecommunications Industrial Perspective. Journal of
VLSI Signal Processing, 9(1/2):23-47, January 1995.
[64] J. Ramanujam and P. Sadayappan. Nested loop tiling for distributed memory ma-
chines. In Proceedings of the 5th Distributed Memory Computing Conference
(DMCC5), pages 1088–1096, Charleston, SC, April 1990.
148
[65] J. Ramanujam and P. Sadayappan. Tiling multidimensional iteration spaces for non-
shared memory machines. In Proceedings Supercomputing 91, pages 111-120, 1991.
[66] J. Ramanujam and P. Sadayappan. Compile-time techniques for data distribution in
distributed memory machines. IEEE Transactions on Parallel and Distributed Sys-
tems, 2(4):472–482, October 1991.
[67] J. Ramanujam and P. Sadayappan. Tiling multidimensional iteration spaces for multi-
computers. Journal of Parallel and Distributed Computing, 16(2):108–120, October
1992.
[68] J. Ramanujam and P. Sadayappan. Iteration space tiling for distributed memory ma-
chines. In Languages, Compilers and Environments for Distributed Memory Ma-
chines, J. Saltz and P. Mehrotra, (Eds.), Amsterdam, The Netherlands: North-Holland,
pages 255–270, 1992.
[69] J. Ramanujam, J. Hong, M. Kandemir, and S. Atri. Address register-oriented opti-
mizations for embedded processors. In Proc. 9th Workshop on Compilers for Parallel
Computers (CPC 2001), pp. 281–290, Edinburgh, Scotland, June 2001.
[70] A. Rao and S. Pande. Storage Assignment Optimizations to Generate Compact and
Efficient Code on Embedded Dsps. SIGPLAN ’99, Atlanta, GA, USA, pages 128-138,
May 1999.
[71] K. L. Short, Embedded Microprocessor Systems Design. Prentice-Hall, 1998.
[72] A. Sudarsanam and S. Malik. Memory Bank and Register Allocation in Software
Synthesis for ASIPs. In Proceedings of International Conference on Computer Aided
Design, pages 388-392, 1995.
[73] A. Sudarsanam, S. Liao and S. Devadas. Analysis and Evaluation of Address Arith-
metic Capabilities in Custom DSP Architectures. In Proceedings of ACM/IEEE De-
sign Automation Conference, pages 287–292, 1997.
[74] M.M. Strout, L. Carter, J. Ferrante and B. Simon. Schedule-Independent Storage
Mappings for Loops. In Proceedings of the 8th International Conference on Archi-
tectural Support for Programming Languages and Operating Systems, San Jose, CA
October 1998.
[75] D. E. Thomas, J. K. Adams, and H. Schmit. A Model and Methodology for Hardware-
Software Codesign. IEEE Design and Test of Computers, pages 6-15, September
1993.
[76] J. Van Praet, G. Goossens, D. Lanneer, and H. De Man. Instruction Set Definition and
Instruction Selection For ASIPs. In Proceedings of the 7th IEEE/ACM International
Symposium on High-Level Synthesis, May 1994.
149
[77] G. K. Wallace. The JPEG still picture compression standard. Communications of the
ACM, 34(4):31-44, April 1991.
[78] B. Wess. On the optimal code generation for signal flow computation. In Proceedings
of International Conference Circuits and Systems, vol. 1, pages 444-447, 1990.
[79] Michael E. Wolf. Improving Locality and Parallelism in Nested Loops. PhD Thesis,
Dept. of Computer Science, Stanford University, August 1992.
[80] M. Wolfe. Iteration space tiling for memory hierarchies. In Proc. 3rd SIAM Confer-
ence on Parallel Processing for Scientific Computing, pages 357–361, 1987.
[81] Michael J. Wolfe. More iteration space tiling. In Proceedings of Supercomputing ’89,
pages 655-664, Reno, Nevada, November 1989.
[82] Michael J. Wolfe. High Performance Compilers for Parallel Computing. Addison-
Wesley, 1996.
[83] V. Zivojnovic, J. Velarde, and C. Schlager. DSPstone: A DSP-oriented benchmarking
methodology. In Proceedings of the 5th International Conference on Signal Process-
ing Applications and Technology, October 1994.
[84] Texas Instruments. TMS320C2x User’s Guide, January 1993. Revision C.
150
VITA
Jinpyo Hong is from Taegu, Korea. After receiving a bachelor and a master of engi-
neering degree in Computer Engineering from Kyungpook National University in 1992 and
1994 respectively, he worked for three and half years for KEPRI (Korea Electrical Power
Research Institute). He joined the graduate program in Electrical and Computer Engineer-
ing at Louisiana State University in the Fall of 1997. He expects to receive his PhD degree
in Electrical Engineering in August, 2002.
151
